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Modular DC Zonal Electrical Distribution (DC ZEDS) offers advantages in both
cost and weight over traditional radial shipboard distribution. In order to equip the
next class of surface combatant with DC ZEDS, preparative research includes the
design of autonomous dc-to-dc power converter modules having robust load sharing
capability. This thesis examines the combined utility of current-mode switch control
and frequency-based load sharing to promote equal load sharing among parallel dc-to-
dc converter modules.
Current-mode control with frequency-based load sharing is analyzed primarily
with digital simulation. To that end, a state-space representation for a system of two
converters and an Advanced Continuous Simulation Language (ACSL) simulation for
a system of three converters are developed. Various studies were conducted to
evaluate the performance of a proposed system for load sharing performance between
dissimilar converters, for step changes in load, and for bringing a converter off-line .
Additionally, a sub-circuit of frequency-based control—the rms frequency estimation
circuit— was built, and its static performance evaluated. Finally, recommendations
are made for further simulations which will better test the dynamic performance of
this rms estimation circuit and the system of parallel converters employing
frequency-based load sharing as a whole.
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The standard paradigm for electric power distribution aboard Navy ships is radial
distribution. With this scheme, a small number of 60 Hz generators located throughout
the ship supply power to all shipboard loads via a hierarchical array of switchboards. The
distribution system in any ship is designed to survive reasonably expected battle damage,
such as disabling a single generator or large distribution switchgear. Survivability for
loads considered vital to the ship's mission is realized by powering them redundantly.
Vital loads can be thought of as the merging of branches from hierarchical trees of two
separate generators.
Loads in each physical area of the ship are generally powered by local power
panels. However those local power panels receive power from many different switchgear
located throughout the ship. Many such local power panels will be located within most
watertight sections of the ship. Sometimes it is necessary to secure power to a group of
loads in close physical proximity, say to isolate a watertight compartment. With radial
distribution it becomes very difficult to quickly secure power to them. Further, each class
of ship has a different set of vital loads and a different number and location of generators.
Thus it is virtually impossible to standardize radial distribution over several classes of
ships. Also, radial distribution systems require immense manpower efforts to operate and
maintain. For these two reasons, an alternative to radial distribution is sought.
B. ZONAL DISTRIBUTION
An alternative is zonal distribution. With a zonal scheme, two redundant
longitudinal buses are fed by each generator. Both buses pass through a number of
distribution zones, supplying power to loads within each of those zones. Distribution
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zones will most logically correspond to flooding control zones divided by primary
watertight bulkheads. The strategy for separation of these two main electrical distribution
buses will be much the same strategy as for separation of the shipboard firemains—one
above and one below the waterline, one port and one starboard, minimizing the likelihood








Figure 1-1 Conventional Radial vs. Zonal Distribution
Therefore zonal distribution is simpler than radial. The effect of securing faulty
or damaged distribution equipment is much easier to predict. Securing power to a region
of the ship is straightforward. Operators trained on one ship using zonal distribution will
be able to operate the zonal distribution system of another ship, even a ship of a different
class, with very little training. An additional benefit from zonal distribution is that much
less cabling is required, providing considerable weight and cost savings [1].
C. DC ZONAL DISTRIBUTION
If dc instead of ac transmission lines are used throughout the ship, some
significant advantages may be gained. The concept of dc transmission lines used in a
zonal distribution system is referred to in this thesis as DC Zonal Electrical Distribution
System (DC ZEDS).
In the DC ZEDS proposed for use aboard naval surface combatants, power
generated by each three-phase ac generator is rectified by a Phase-Controlled Rectifier
(PCR). This dc power from each PCR is then fed to one or both main longitudinal buses.
Inside each zone, power is tapped off both longitudinal buses by at least one Ship Service
Converter Module (SSCM) per bus. The SSCM is a solid-state, dc-dc buck converter
which steps the longitudinal bus voltage down to a lower zone voltage. This dc power at
the zonal voltage level is then distributed to Ship Service Inverter Modules (SSIMs) and
SSCMs within the distribution zone, each powering an ac or dc bus respectively.
Individual loads which are considered vital will be powered by two or more SSIM or
SSCM modules in parallel.
The DC ZEDS offers several advantages over ac zonal distribution. First,
paralleling loads is straightforward when both power supplies are dc. Only the voltage
must be matched. A pair of coordinated SSCMs can be easily configured to provide
uninterrupted power to a load as long as one longitudinal bus has power. It is ultimately
desired that a pair of converters powered from opposite main buses will supply power
equally to a single vital load.
Second, variable speed ac motor control is readily achievable with DC ZEDS.
Variable speed control allows for more efficient operation of large ac motors, such as
those powering pumps and ventilation fans, than does constant-speed control used in the
current ac distribution system.
Third, weight and space usage may both be reduced when DC ZEDS is used
because the number of power conversion stages may be reduced. For example, steady dc
power for some shipboard systems is supplied from 400 Hz ac. If steady dc power were
readily available as it is in a DC ZEDS, then ac power would never have to be generated
as an intermediate step.
A DC ZEDS shows many other advantages over ac radial distribution. In a DC
ZEDS, a large number of transformers, breakers, motor controllers are replaced by fewer
and smaller solid-state power converters. Generator frequency is decoupled from
frequency requirements of individual ac loads. This allows optimizing generator/rectifier
combinations for size and cost and facilitates operation of the prime mover at its most
efficient speed.
A disadvantage ofDC ZEDS is that the current state of semiconductor technology
limits the bus voltage to 1500V to 2000V because of the Insulated Gate Bipolar Junction
Transistors (IGBTs) and MOS Controlled Thyristors (MCTs) used in SSCMs. A very
high bus voltage is desired because it will minimize current, and thus minimize the size
of the conductors required. However, a higher voltage introduces safety concerns and
isolation issues with the SSCMs. Future advances in semiconductor technology promise
to provide higher allowable device operating voltages if required. Another small
disadvantage to DC ZEDS is that shore power, supplied typically as 450 V, three-phase
ac, must be rectified and converted to the dc bus voltage.
D. POWER ELECTRONIC BUILDING BLOCK
The Office ofNaval Research sponsors the Power Electronic Building Block
Program for design of standard modular power conversion devices. Such standardization
in power electronics will reduce power system design to a task of selecting appropriate
modules. A Power Electronic Building Block (PEBB) is generally a universal power
processor which changes any electrical power input to any desired form of voltage,
current and frequency output. A PEBB in the context ofDC ZEDS is, say, an SSIM or
SSCM which maintains constant output conditions regardless of the load or the number
of redundant parallel modules. A PEBB module consists of a power section, a controller
section, and current or voltage sensors.
E. DC ZEDS AND PEBB RESEARCH AT NPS
A number of Naval Postgraduate School theses in recent years have investigated
DC ZEDS and PEBB issues. A brief overview of those efforts in order of thesis
completion follows.
• A detailed SIMULINK model of a portion of a shipboard electric distribution
system was developed in order to investigate control of a three-phase
synchronous generator [2].
• Constant power characteristics of a DC ZEDS were investigated with reduced-
order dc-dc converter models. From these PSPICE models, observations were
made concerning stability and controllability [3].
• A method for using the Advanced Continuous Simulation Language (ACSL)
built-in algebraic solver which neither relied upon reformulated machine
representations nor introduced fictitious circuit components was developed
[4].
• Work was begun on detailed ACSL modeling of dc-dc buck switching
converter and a three-phase inverter. Closed-loop algorithms for buck
converters were investigated, and hardware-in-the-loop studies conducted
using a dSPACE card in order to validate computer models [5].
• A detailed ACSL simulation containing a steam turbine-driven synchronous
machine, rectifier, filter, and buck converters was developed. This ACSL
model was used to identify paralleling issues [6].
• The closed-loop buck converter algorithm was significantly advanced [7].
• A detailed ACSL representation of an Auxiliary Resonant Commutated Pole
(ARCP) Inverter was developed [8].
• The one-cycle control algorithm for a buck converter was considered and
implemented. Comparisons were made between the hardware and computer
representation [9].
• Design and fabrication of several buck converter power sections were
documented [10].
• A voltage-mode buck controller was designed, along with the required gating
circuitry. The associated analog hardware was built and documented [11].
• PEBB testbed interconnecting dc-dc and dc-ac converters was fabricated.
This testbed was intended to simulate various configurations of SSCM and
SSIM modules. Hardware studies investigating transient response of the
testbed in a few different configurations were designed and performed [12].
• The operation of the Programmable Universal Controller (PUC)—an in-house
programmable DSP controller—was documented and the closed-loop
algorithm for the buck controller was programmed and validated.
Additionally an approach for implementing closed-loop control ofARCP
inverters was suggested [13].
• Closed-loop ARCP algorithms were implemented using the PUC [14].
F. THESIS GOALS
This thesis explores design aspects of a switching controller which provides
robust load sharing among an arbitrary number of dc-dc converters. This controller
should support the PEBB concept by requiring no control interconnections between
paralleled units. A method called frequency-based load sharing is investigated to assess
its utility for DC ZEDS implementation. In addition to investigating this frequency-
based load sharing control, this thesis also briefly explores the relative merits of current-
mode and pulse-width-modulation (PWM) control with parallel converter operation.
G. CHAPTER OVERVIEW
Chapter II outlines pulse-width-modulation (PWM) and current-mode switch
control, showing the relative benefits of each. Chapter II also includes a discussion of
some strategies for the designing a switch controller for load sharing. Among the
strategies compared is a new method known as frequency-based load sharing.
With that groundwork established, Chapter III explores design considerations for
a simple estimation circuit which is a component of a switch controller employing
frequency-based load sharing. Chapter IV documents the mathematical derivation of the
models used for analysis and simulation. Finally, Chapter V discusses simulation results




The bulk of this thesis deals with development of a switch controller for a dc-dc
converter with good load sharing properties. The following section discusses the buck
converter power section which the controller will regulate.
1. Specifications
The analysis and simulations in this thesis are performed assuming 9 kW buck
converter modules. Reference output voltage (VTe{) is 300 V, and nominal input voltage is
(TjJ 400V. This combination of Vre{ and Vin yields a steady state duty ratio (D) of 0.75.
The switching frequency (fs) is selected to be 20 kHz, resulting in a switching period (Ts)
of 50 us. Starting with these specifications, the next section highlights critical inductance
and capacitance derivations for the system used in the subsequent analysis and
simulation.
2. Critical Inductance
Critical inductance, or the minimum inductance for continuous conduction mode
[15], is given by
4™=^(i-B) (2-D
where RLU is the load resistance below which continuous conduction mode is maintained
(100 Q). Continuous conduction mode for loads above 10% rated is desired, thus Z^, is
625 uH. Since it is available in the Power Systems Laboratory, the actual inductor value
assumed is 760 uH.
3. Capacitance
Experience has shown that capacitor selection is constrained by two design
considerations, voltage ripple and control effort. Capacitor selection to meet the ripple
criterion as developed by Fisher [15] is given by the expression
T (i -I )





where AVq is peak-to-peak capacitor voltage ripple, and (7min - 7max) is the inductor
current envelope. The expression for (7min - 7max),
(V -Vr )DT
I - /. =^ ^
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also derived by Fisher [15], yields (7min - 7max) equal to 6A. The maximum desired peak-
to-peak ripple is 1%, or 3V. Thus minimum capacitance to meet the ripple criterion is
12.5 uP.
No closed-form expression exists for the second capacitor design criterion,
controller effort. Simulations using pulse-width-modulation (PWM) switching control
have shown that a much larger capacitor than is necessary to limit ripple voltage is
required to prevent the PWM control effort from reaching its limits. A 400 uP capacitor
was used successfully in PWM simulation and hardware and is used in the analyses
which follow as well.
4. Load Network for Parallel Converters
Given the inductor and capacitor values derived, decisions must be made
regarding how the system of parallel converters will be modeled. Specifically the type of
load impedance and connection impedance between each converter's output and the node
at which all outputs converge must be specified.
The load is modeled as a pure resistance in the simulations in this thesis. A
resistive load is a gross simplification when, realistically, the system of parallel
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converters may well power an inductive load such as an inverter-driven motor, but this
simplification was seen as allowable in this thesis, whose purpose is solely to explore
controller design. Connecting impedances are generally modeled as a transmission line.
In the context ofDC ZEDS however, connecting cables within a zone will be relatively
short, thus will have negligible effects from inductance. Also, the shunt capacitance will
be very small and may be ignored. Thus transmission line impedance will be modeled as
purely resistive. The power section for three parallel converter modules is illustrated in
Figure II- 1.
It should be noted that placing several buck converters in parallel, each with
minimal output cable impedance, will have the same effect as placing each of the
capacitors from that many converters in parallel. If the output capacitance is 400 uF for
one converter, the output capacitance will be close to 1 200 uP with three of those units
placed in parallel. This significantly complicates the control problem because controller
gains are dependent upon a constant value of the capacitance, and changing the effective
capacitance by placing multiple units in parallel makes the controllers behave differently
depending on how many parallel units there are. Nevertheless we want to design the
converter modules with their own integral capacitors in order to support the PEBB
modularity concept.
11
Buck Converter Module #1














Buck Converter Module #3 Load Network
Figure II-l Power Section Schematic
B. SWITCH CONTROLLER
The power section as described may be fitted with any of a number of types of
switch controllers. PWM and current-mode control switching techniques are compared in
12
the following pages. Both control methods considered commonly use constant switching
frequency, which is also assumed in the previous L
ctit and C derivations.
1. Pulse-Width-Modulation
The classical switch control method is pulse-width-modulation (PWM), also
known as duty-ratio programming. The following discussion describes PWM by
revealing the working of the switch controller blocks illustrated in Figure II- 1. To that
end, Figure II-2 shows the three components of the generic PWM switch controller: the
PWM Control Unit, the Comparator, and the Switch Drive Unit.
V.. o- u
A D
PWM Control Unit Comparator Switch Drive Unit
1111
feedback sawtooth
Figure II-2 PWM Switch Controller Details
a) PWM Control Unit
The PWM control unit shown uses multiloop control. That controller










which is an expression for commanded duty ratio (d*). This algorithm realizes PID
control on capacitor voltage. The h,(iL - i ) term is an equivalent derivative term. [16]
This algorithm also includes a droop feature. Droop is discussed later in this chapter and
is represented in the above algorithm by the (VK{ - hd i ) term.
o d*
Figure II-3 PWM Control Unit
b) Comparator and Switch Drive Unit
The PWM control unit from Figure II-3 generates d*, which is compared
to a sawtooth wave. Figure II-4 illustrates the two compared signals and the comparator
output. Notice that d* is constrained to the range zero to one. Theoretically, a duty ratio
equal to zero means that the switch stays off and a duty ratio equal to one means that the
switch stays on. The sawtooth must stay in the range zero to one as well.
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If both signals stay in the proper range, the pulse train output from the
comparator will have a duty ratio equal to the commanded signal. This pulse train output
from the Comparator is then fed into the Switch Drive Unit, which converts logical pulses
into pulses that the particular semiconductor switch can accept. Note that the pulse train
output from the controller is indicated by the shaded time slices in Figure II-4. Shaded
areas are the times when the pulse is a logical zero, and non-shaded times are when the
pulse is a logical one.
d ii
t (sec)
Figure II-4 PWM Switch Control
PWM is well understood and the state-space model derivation is
straightforward. With PWM control, two state-space models are applicable to the system,
one for when the switch is on and one when it is off. These two models may be easily
collapsed to a single averaged model which removes switching dynamics but otherwise
accurately describes the system as long as the inductor current remains continuous. [15]
2. Current-Mode
Current-mode switch control is now introduced and compared to PWM switch
control. A block diagram of one possible current-mode implementation of the Switch
Controller is shown in Figure II-5. The Switch Controller consists of five components:
15
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Figure II-5 Current-Mode Switch Controller Details
a) Current-Mode Control Unit
The Current-Mode Control Unit performs the same function as the PWM
Control Unit. Namely, it generates a reference current signal using VK{ and various
feedback signals. Figure II-6 illustrates a simple Current-Mode Control Unit. This
controller realizes PI control on the voltage error, VTef - vc . The Current-Mode Control
Unit output signal is the commanded inductor current. The algorithm realized by the
controller is
i* = K \{Vref - vc )dt + hx {Vre/ - vc ). (2-5)
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Figure II-6 Simple Current-Mode Control Unit
b) Slope Compensation
Figure II-7 shows the commanded inductor current i* and the actual
inductor current zL for one switching period. Both i* and iL are comparator inputs. At the
start of the switching period, iL is increasing because the switch is closed. The switch is
opened when iL reaches /*. At this time zL begins to decrease as the free-wheeling diode
conducts the current. Of course, iL rises and decays exponentially due to any parasitic












Figure II-7 Current-Mode Comparator Inputs Without Slope Compensation
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Notice in Figure II-7 that when a perturbation causes iL to be abnormally
high at the start of one switching period, iL will be low at the start of the next switching
period. The dashed iL plot in Figure II-7 shows such a perturbation. It can be shown that
for one switching period, the relationship between input perturbation magnitude A/in and
output perturbation magnitude A/, is
A/,= \-D A/., (2-6)
where D is the steady-state duty ratio. Therefore after n switching periods, the
relationship between AIm and output perturbation magnitude A/n is
D v
A/ = - \-D A/, (2-7)







From Equation (2-7) it is apparent that for D greater than 0.5, the perturbation magnitude
will grow over n switching periods.
To provide stable current-mode operation for any value of D, slope
compensation is introduced. As illustrated in Figure II-8, slope compensation modifies
the commanded current i* by lowering it at a constant rate m. This modification to i* is
reset to zero at the start of each T
s
. A sequence of several switching periods using slope











Therefore the rate at which i* is modified directly affects the duty ratio
below which perturbations are diminished. The ideal case is when the modifying slope m
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is equal to m 2 (the rate of z'L decay with the switch open). In this case, as shown in Figure
II-8, perturbations are eliminated after one switching period. [17]
I i
i* with slope compensation
Figure II-8 Current-Mode Comparator Inputs With Slope Compensation
c) Comparator and Switch Drive Unit
Figure II-9 shows both comparator inputs for several switching periods,
similar to Figure II-4 in the PWM explanation. As in Figure II-4, shaded areas in Figure
II-9 indicate times when the comparator output is a logical zero, and non-shaded areas
indicate times when comparator output is a logical one. Again, the switch drive unit







Figure II-9 Current-Mode Switch Control
Clock
The clock is necessary in order to turn the switch on at the beginning of
every switching period. Recall that with PWM, the sawtooth drops below the
commanded duty ratio signal to trigger switch turn-off. With current-mode switch
control employing slope compensation, commanded and actual inductor current are equal
at the end of the switching period. Therefore their comparison cannot be used to trigger
switch turn-on. Instead, a clock is used to turn the switch on every switching period. The
clock pulses must also be fed into the Slope Compensation circuit in order to reinitialize
the slope to zero each time the switch is turned on.
C. CONTROLLER DESIGN FOR LOAD SHARING
Load sharing among converter modules is implemented by each converter in
parallel forcing its output current to be close to some commanded value. Such a function
is necessarily part of each converter's own switch controller. Load sharing techniques
differ in that they have different sources for the commanded value of current. There are
essentially two possibilities for the source of this signal—internal to the converter or from
some outside source. Load sharing schemes in which converters are fed a signal from
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some outside source are generally known as centralized control since it is a central
control unit that will generate such a signal. Load sharing schemes in which the
commanded current is generated from within each power module are known as
distributed control.
1. Centralized Control
With centralized control, a central unit monitors current sensed from all
converters' output. The central unit then passes a commanded output signal to all
converters. [18-20] Centralized control works well but has a few drawbacks. One
drawback is that if an additional converter is placed in the system, the central unit must
receive the new converter's sensed signals and must send that converter the commanded
signal. Therefore centralized control is incompatible with the PEBB concept of having
multiple converters in a system which have no control interconnections. Another
drawback is that severing either the sensing lines or the command signal lines will cause
the system's load sharing feature to fail while the system as a whole continues to operate.
Thus system behavior is unpredictable in the event of a casualty when centralized control
is used.
One version of centralized control is master-slave load sharing. With master-
slave, one of the converters acts as the master, sending signals to other converters to tell
them what their output currents should be [19, 21].
2. Distributed Control
Distributed control, on the other hand, is where each controller knows its share of
current with no external signals applied. The traditional mechanism for distributed
control is droop. With the droop method, the converter's output voltage is set based on
its output current. When several converters are connected in parallel they will all have
the same output voltage. Thus their currents will be forced to be equal as well. If one
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unit's output voltage is increased, it typically assumes a larger portion of the output
current. Thus, if the reference voltage is decreased as the output current is increased, a
self-regulating mechanism is put in place. Thus when voltage vs. current are plotted, the
graph is the familiar "house curve." [22-23]
In previous research, droop was shown to function well when two converters are
paralleled. However, load sharing performance is degraded when three or more
converters are connected in parallel. Droop performance can be improved by increasing
the voltage/current slope of the house curve. But if that is done, voltage will vary over a
potentially unacceptable wide range.
3. Frequency-Based Load Sharing
Perreault, Selders, and Kassakian from MIT suggest a new approach to distributed
control which they call frequency-based control [24]. They suggest that if each controller
for a series of dc-dc converters receives an estimate of the average output current from
each of the converter modules in parallel, including its own output current, then it may
compare that estimate with its own output current and adjust its output to match that from
the other modules. This method is new because the current estimate is a frequency-
domain derived signal.
Perreault proposes three possible frequency-domain mechanisms by which
converters may communicate their output current [24]. In the first method, called the
output perturbation method, a small sinusoidal signal is superimposed onto the output of
each converter. That signal has a frequency corresponding to the converter's own output
current. Therefore at the node which connects the parallel modules, the voltage will be a
dc level plus the sinusoidal components from each of the converters.
The second method, which they call isolated single-connection, uses a dedicated
bus to convey current information, and not the power output cable. The third method is
called switching ripple. In this method, switching frequency is adjusted corresponding to
the converter's output current. In PEBB applications with a fixed switching frequency,
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these latter two methods are unacceptable. Thus the output perturbation method is most
suitable.
Therefore when the output perturbation method is used, each converter senses its
own output voltage, and from that, it analyzes the frequency content and extracts an
estimate of the average frequency, then converts that to a current estimate. The
perturbation generator is a simple voltage-controlled-oscillator (VCO).
The only difficulty with this new load sharing approach is in implementing an
algorithm which produces an estimate of the average frequency. The method Perreault
proposes is rms estimation [24].
Figure II- 1 shows a block diagram of the hardware implementation of a current-
mode controller employing frequency-based load sharing. The three new blocks in the
diagram are the Frequency Estimator, the Perturbation Generator, and the Reference
Voltage Controller. The Output Voltage Controller and Cell Power Stage are similar to



























Figure 11-10 Current-Mode Controller with Frequency-Based Load Sharing Block
Diagram from Perreault
These three new components will be briefly discussed. The Reference Voltage
Controller consists simply of a series of summing circuits which adjust VTe{ according to




The Perturbation Generator produces a sinusoid whose frequency is a function of
the converter's inductor current or of commanded inductor current. The perturbation
frequency range was chosen as 2 kHz to 5 kHz. This range was chosen such that
perturbation frequencies fell well below the switching frequency of 20 kHz, and above
the control bandwidth of approximately 1 kHz. The 2 kHz minimum perturbation
frequency corresponds to zero commanded inductor current, and 5 kHz corresponds to the
case where commanded current equals the converter's rated output current. Viewing the
block diagram of Figure II- 1 0, note that in addition to generating the perturbation
sinusoid itself, the Perturbation Generator must also generate a signal related to the
perturbation frequency. The Perturbation Generator is a relatively simple circuit,
consisting of basically a VCO.
Each converter senses its own output voltage vc for comparison with reference
voltage VKf. As discussed previously, voltage oscillations from parallel converters, as
well as from the local converter, are present at the local converter's output. When
connection resistances are small, the magnitude of the perturbations from parallel
converters is attenuated very little, and the frequency content of vc is a good
approximation of the combined output. The Frequency Estimator therefore uses the
oscillations on the sensed vc signal to approximate combined output voltage perturbations
from all converters and generates a signal related to the combined perturbation frequency
content. Thus, each individual converter module requires no external sensors for load
sharing. The Frequency Estimator is the heart of the frequency-based load sharing
scheme as proposed. The next chapter explores this component in greater detail.
The block diagrams shown in this chapter have been nested. Note that in Figure
II- 1, a generic switch controller is shown in the shaded box. Figure II-5 shows the block
diagram for that switch controller when current-mode control is used. The Current-Mode
Control Unit in Figure II-5 is shown as a shaded box, and Figure II-6 shows a block
diagram of that shaded box. Now, Figure II- 1 1 shows an alternative to Figure II-6, a
Current-Mode Control Unit which uses frequency-based load sharing. This block
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diagram in Figure II-l 1 is similar to that of Figure II-6. The following chapter explains
the contents of the shaded Frequency Estimator block in Figure II-l 1.
®—
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III. RMS FREQUENCY ESTIMATION CIRCUIT
A. INTRODUCTION
To implement frequency-based load sharing, an estimate of the current from all
converters is required. Perreault suggests rms estimation using a simple circuit [24]. Part
of the research associated with this thesis involves the construction of an analog rms
frequency estimation circuit similar to that described in [24]. This circuit replaces the
shaded blocks in Figure 11-10 and Figure II- 1 1 . The estimation circuit input is the
converter module's own output voltage. Its output is a signal related to the frequency
content of that output voltage. The rms estimation circuit realizes the function
VC 12+C2
~
®per,\ + ?!®peril + C3 ®per*
COnns=—
, , , ,
> (3-1)
where copenl , 0)pen2 , and <ypert3 are perturbation frequencies corresponding to the three
converters' output currents; and cu c2 , and c3 are weighting constants for each frequency.
These constants are assumed to be unity when the perturbation signals from each
converter have equal amplitude.
The proposed rms estimation circuit in [24] has four key components. A
bandpass filter at the input removes frequencies from the estimation circuit input which
do not contain load sharing information. That is, the switching frequency should be well
above the passband and the control dynamics well below the passband. The
Differentiator converts frequency to amplitude information. The RMSDC Circuit
converts a sinusoidal signal into a dc level corresponding to the amplitude of oscillation.
The Dividing Circuit normalizes the estimated output corms for the input signal amplitude.













Figure III-l Frequency Estimator Block Diagram from Perreault Paper
A schematic for the rms estimation test circuit is shown in Figure III-2. The























Figure III-2 RMS Frequency Estimation Test Circuit Schematic
B. TEST CIRCUIT CONSTRUCTION
1. Summing Circuit
The Summing Circuit was built in lab to simulate the output from the bandpass
filter in the actual circuit. The Summing Circuit was constructed as a simple operational
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amplifier (op-amp) inverting summer, built as shown in Figure III-2. Input signals vinl
and vjn2 were sinusoids of 0.01 V amplitude.
One notable characteristic of the Summing Circuit is that the amplitude of the
output waveform has a maximum amplitude equal to twice that of the input sinusoids. Of
course, this behavior is expected. One design implication is that the signal could
potentially be greater than the op-amp's 15 V supply voltages when several converters are
in parallel. That would cause clipping of the intermediate signal vsum and inaccuracy of
the estimation circuit in general.
In order to illustrate the characteristics of the Summing Circuit just discussed, a
mathematical description is presented. This development shows that the output
amplitude is expected to be scaled as a multiple of the number of inputs. Signals applied
to vinl and vin2 may be represented by Equations (3-2) and (3-3).
vw =F1 +^1 sin(fi?1r + ^1 ) (3-2)
v
,n2 =V2 +A2 sm(co 2 t + 2 ) (3-3)
With the gain of each channel set to minus one, the Summing Circuit output vsum
(Figure III-2) is expressed as the sum of vinl and vin2 , as shown in Equation (3-4). The









~ V2~A sin(o>,r + X )-A2 sm(co 2 t + $2 ) (3-4)
Since the Summing Circuit output simulates that of a bandpass filter, DC voltages
V
x





~A \ sin(a>,f + l )-A2 sm(o)2t + 2 ). (3-5)
2. Differentiator
The function of the Differentiator is key to operation of the entire rms frequency
estimation circuit. The Differentiator performs a linear conversion from frequency to
amplitude. An op-amp Differentiator also scales the output based on the selection ofRD
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and CD , the resistor and capacitor values illustrated in the Differentiator shown in Figure
III-2. Thus the differentiator—and the rms estimation circuit as a whole—may be tuned
so that the output is scaled appropriately for a specific range of input frequencies.
The equation governing the differentiator is
vm =-RC^. (3-6)
The Differentiator input is the sum of sinusoids from Equation (3-5). When vsum is
differentiated and multiplied by Rv and CD , the Differentiator output is
v
dtf





RDCD cos(a> 2 t + 2 ). (3-7)
Equation (3-7) therefore shows that the peak differentiator output voltage
amplitude is the sum of the input sinusoid amplitudes, A
,
and A 2 , each scaled by the
constant coRDCv . For the test circuit, RD was chosen as 33 kQ and CD as 1 .54 nF, thus the
time constant RDCD = 50.8 u.s. In the frequency range 2 kHz to 5 kHz, the angular
frequency range of (o is 12,600 to 3 1 ,400 rad/sec. The corresponding range of coRDCD is
0.6 (for both inputs at 2 kHz) to 1 .5 (for both inputs at 5 kHz).
Obviously the choice ofRD and CD allows flexibility in matching input and output
signal levels for the Differentiator.
3. RMSDC Circuit
An AD536A performed the rms-to-dc function in both instances in the circuit.
Two identical RMSDC Circuits were built and are designated A and B in Figure III-2.
Both A and B circuits were set up according to the standard configuration suggested in the
AD536A datasheet, which is in Appendix D, Part A. It was found that trimming neither
the scale factor (pin 1) nor the offset adjust (pin 9) provided the magnitude of coarse
tuning desired. For that reason, both RMSDC Circuits were constructed using the
standard setup as defined in the AD536A datasheet. Scaling and offset for overall circuit
output were performed at the Divider Circuit and not at each RMSDC Circuit.
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Capacitor CAV between pins 4 and 14 acts to damp the output response. If CAV is
too low—on the order of 0.1 uF—the output oscillates even when input signals have a
constant frequency. If CAV is to high—on the order of 40 uF—the output takes too long
to reach equilibrium following a change in input. Thus the 4 uF recommended by the
datasheet is a conservative value, at least for the frequencies of concern in this setup.
4. Dividing Circuit
RMSDC Circuit A, which is driven by the differentiator, has a dc output
proportional to the amplitude of the input oscillations. RMSDC Circuit B has a dc output
proportional to the input sinusoid amplitude and is unaffected by changes in input
frequency. The Dividing Circuit realizes an A -f B operation, where A and B are outputs
from RMSDC Circuits A and B respectively. This function normalizes the overall circuit
output, completely removing output signal dependence upon input signal amplitude.
Thus, the output of the rms frequency estimation circuit is a function only of the input
frequencies.
An AD534 was configured as a divider. The setup as shown in Figure III-2 is
different than that recommended by the datasheet, which is in Appendix D, Part B. The
datasheet configuration was not used because it produced a negative output voltage
through the range of inputs expected with this circuit. The discussion that follows
provides a detailed explanation of the AD534 setup as implemented in the test circuit.
The AD534 has three inputs. Each input is defined as a voltage difference
between two pins. The three inputs areX(Fpinl - Fpin2), Y (Vpin6 - Fpin7), and Z (VpinU -
Kpiajo). The AD534 is governed by the equation
XxY=\0VxZ. (3-8)
When the AD534 output is tied to one of the Y pins, as in Figure III-2 where pins
7 and 12 are connected, then AD534 output is proportional to Z -r X. One of the Z pins
(pin 11) and one of theX pins (pin 2) are tied to ground. The output from RMSDC
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Circuit A drives Z at pin 10, and the output ofRMSDC Circuit B drivesX at pin 1 to such
that Z 4- X realizes A + B. Pin 6 is driven by an adjustable voltage. Adjusting Vpin6 with
potentiometer Rz provides a zero adjust for the Dividing Circuit and for the rms
frequency estimation circuit as a whole. [24]
The AD534 output driven by pin 12 is on the order of 10 V and may be too high
since the estimation circuit input voltages vin , and vin2 have amplitude on the order of 10
mV. To lower the output voltage without any loss of accuracy, a simple voltage divider
scaling is used, represented by Rs (Figure III-2). Both Rz and Rs should be chosen
sufficiently large enough to limit their power consumption to within acceptable limits.
C. CIRCUIT TUNING
The rms estimation circuit was tuned to give zero output with all inputs at the
nominal minimum frequency and approximately 1 mV output with all inputs at the
nominal maximum frequency. Nominal minimum and maximum frequencies were
chosen at 2 kHz and 5 kHz respectively. They were chosen to lie between the switching
frequency of 20 kHz and the control bandwidth of approximately 1 kHz.
All output tuning is performed at the Dividing Circuit. Resistor Rz adjusts the dc




Set all input frequencies to nominal minimum.
2. Adjust Rz to obtain zero volts at vout .






The output value of 1 mV was chosen so the output will have the same order of
magnitude as the input signals. The rms estimation circuit may be designed to
accommodate any reasonable input or output levels.
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D. CIRCUIT PERFORMANCE
Recall that the rms frequency estimation circuit should realize Equation (3-1).
After the circuit as described was constructed, tests were performed to investigate how
closely the test circuit output vout follows that predicted by the Equation (3-1). Static
performance was analyzed to verify that the steady-state estimation circuit output was
indeed a function of the input frequencies and to verify that the output was as predicted
by Equation (3-1). Dynamic performance is also touched upon briefly.
1. Static Performance
To test static performance, two separate sinusoidal inputs were connected to the
estimation circuit, each with an amplitude of 10 mV. One input was varied from 2 kHz to
5 kHz in 1 kHz increments while the other input was varied in the same range in 0.5 kHz
increments. Input sinusoids were generated by two separate PM5134 Function
Generators. Circuit output was manually recorded at each data point. Output voltage was
measured using a Tektronix 2212 60 MHz Digital Storage Oscilloscope, using that
instrument's digital readout.
Recall that the rms estimator test circuit was tuned for a v
out of zero when all input
sinusoids were 2 kHz and for 10 mV when all input sinusoids were 5 kHz. Equation (3-
1 ) does not predict frequencies in this range, however. The range of angular frequencies
predicted by Equation (3-1) is 2 kHz to 5 kHz. Because of this difference, both the test
circuit data and the theoretical data were normalized. After normalization, both sets of
data were in the range to 1, which allowed the two sets of data to be compared.
Figure III-3 shows the normalized theoretical data, predicted by Equation (3-1),
and the normalized experimental data plotted together. Differences between the two sets
of data are easily explained by the fact that input frequencies may not have been exactly
as desired because the digital function generators were adjusted manually. With this
source of error considered, the two sets of normalized data have very good correlation. It
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may be concluded from this static performance analysis that the rms estimation circuit
proposed by [24] indeed realizes the function of Equation (3-1).
It should be noted that when the test circuit was fed two inputs of essentially equal
frequency, the summing circuit produced a slowly oscillating standing wave. This
standing wave had the effect of causing the estimation test circuit output to oscillate
slowly. Theoretically, the same effect could occur with two nearly identical frequencies
input into a bandpass filter. This standing wave should not be observed when the
estimation circuit is placed in a closed-loop controller because the output from the
estimation circuit will affect converter output. Thus if controller output becomes subject
to this standing wave effect, converter output current will be altered, changing that
converter's perturbation frequency, and finally making the two perturbation frequencies






















1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2
Angular Frequency (rad/sec) Corresponding to f = 2 kHz to 5 kHz
Figure III-3 Normalized Theoretical vs. Experimental Test Circuit Data
2. Dynamic Performance
No quantitative dynamic analyses were performed on the test circuit. However,
some remarks may be made regarding qualitative observations of the circuit. One key
observation was that the output does not reach equilibrium instantaneously upon change
in the input frequency. This is because of the time constant associated with both RMSDC
Circuits. Recall that capacitor CAV in the RMSDC Circuits controlled the time constant.
Too small a value of CAV caused oscillation and too large a value ofCAV slowed the
response unnecessarily. Therefore, CAV must be chosen to satisfy both of these
conflicting requirements.
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E. CONSIDERATIONS FOR DESIGN AND SIMULATION
The following paragraphs summarize what was learned by evaluation of the rms-
to-dc circuit and construction of the test circuit.
The output from the bandpass filter has amplitude equal to the amplitude of one
input sinusoid scaled by the number of parallel converter modules. The bandpass filter
should be designed such that, given the amplitude of the input frequencies in the range of
interest, the output should stay well within the power supply limits (+15 V to -15 V for
example) to avoid clipping.
The perturbation frequency range and amplitude should be the same for all
converter modules in parallel. Even converters with different power ratings may be
paralleled if the perturbation frequencies corresponding to maximum and minimum
current are the same for all parallel converters.
Even though the output perturbation method is seen as the most useful
implementation, the switching ripple method is a good option if variable switching
frequency is allowed. With the switching ripple method, recall that switching frequency
is varied according to the converter module output current. An obvious advantage with
this method is that since the minimum perturbation frequency is much higher, control
bandwidth may be extended as well. A disadvantage of variable switching frequency is
that it produces higher switching losses. Soft switching may be required to bring
switching losses down to an acceptable level, especially in converters rated at greater than
10 kW.
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IV. MATHEMATICAL MODEL DEVELOPMENT
A. APPROACH TO DIGITAL SIMULATION
Previous chapters explain exactly what constitutes a current-mode converter with
frequency-based load sharing. The next two chapters document the development of a
mathematical representation and a digital simulation of a system of three such converter
modules in parallel. The following list briefly outlines the required steps to prepare a
digital simulation of the system of converters:
• Develop a state-space-averaged model for the converter power section.
• Devise a controller algorithm, with gains being unknown variables.
• Place that controller algorithm and the equations governing the power section
behavior into state-space form.
• From that state-space model, derive the characteristic polynomial for the
entire system with gain variables as unknowns.
• Knowing the desired system characteristic polynomial (from selected pole
locations), solve the system polynomial for controller gains.
• Using those gain values, evaluate the system performance in the digital
simulation.
With that framework established, it is first necessary to show the development of
the controller algorithm.
B. SINGLE CONVERTER GAIN DERIVATION EXAMPLE
The following discussion outlines a simple example using the derivation steps
listed above. A state-space model for a single current-mode converter is ultimately
derived.
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To start the derivation, it is known that two differential equations are required to
represent the power section of a buck converter: One for the capacitor voltage state





C-^ = iL -iLD (4-1)
where iL is the averaged inductor current and /LD is the averaged output current. As a first
approximation, the differential equation for the state variable /L may be neglected when
current-mode switching is used. Since the inductor current zL is always very close to the
commanded current /*, the state variable may be approximated with i*. This
approximation reduces the order of the resultant state-space model and does not
significantly affect system response [17]. Derivation of a system of buck converters
which includes the iL state variable is explained in Appendix A, Part A.
The starting point for a commanded current algorithm is to use the simple
algorithm from Equation (2-5) which uses no load sharing mechanism. That algorithm
again is
'* = K \{vref -vc )dt + hv {Vre/ - vc ). (4-2)
The integral term implies that the voltage error (V
Te{
- vc) is a state variable.







re/ -vc ) (4-3)
f = *V-vc (4-4)
Equations (4-1), (4-3) and (4-4) therefore describe a single current-mode-
converter. Recall that when the assumption that iL = i* is made, the expression for
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The two first-order differential equations from Equations (4-4) and (4-5) are now
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The square matrix in Equation (4-6) is typically referred to as the system matrix








The coefficients of this polynomial are functions of the current-mode controller
gains, hy and hn . The final step in determining numerical values for these gains is to solve
the system for a particular desired polynomial. For example, desired system poles -1000
and -800 give the characteristic polynomial
A.
2
+ 1 800A + 800,000 = . (4-8)




which provide system response identical to the
system with the characteristic polynomial given by Equation (4-8), the coefficients of like










Capacitance C, as stated earlier, is 400 up. Load resistance R at full load is 10 Q.
The gains are found to be /iv = 0.62 and hn = 320. The Matlab m-file with which these
gains were computed is shown in Appendix B, Part A. That single-converter model may
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be used to calculate gains when desired poles are given or to calculate system poles when
gains are given.
C. CONTROLLER ALGORITHM DERIVATION
The preceding example illustrates the basic process by which controller gains are
calculated. Complexity will now be added to the model discussed previously, and the
same steps taken to derive controller gains.
At the outset of this research, it was desired to incorporate frequency-based load
sharing, as introduced by [24], into a PWM switch control scheme. All converters
constructed to date in the DC ZEDS use PWM switch control. Adding the frequency-
based circuitry to the existing controller framework was the first logical step. The
controller algorithm therefore would be similar to that of Equation (2-4). That
commanded duty ratio algorithm for a PWM controller, employing droop load sharing, is




-KK -vc ) +K 1(V^ -hdi -vjdt + hfa -tL ) (4-11)
in
Droop load sharing will be replaced with frequency-based load sharing. When the
droop-related terms are removed from this algorithm as a step toward adding frequency-
based load sharing, the equation becomes
*-^T+ K(r« -vC ) +KJK -vc )dt + h,(i -iL ). (4-12)
m
Adding frequency-based load sharing requires modifying VKf in proportion to the
frequency error (co
est
- co^ . Since the perturbation frequency is a linear function of
commanded inductor current, this frequency error represents current error. Incorporating
such a term into the algorithm of Equation (4-12) gives
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" CO ) " VC )
^ (4-13)
+ K \{Kef ~ hf (««/ - *V, ) - vc )dt + /2, (z - iL )
where load sharing gain h{ is yet to be determined.
A digital simulation was developed for two converters using Equation (4-13).
That simulation showed that system performance with unequal connection resistances
was unsatisfactory. Each converter's output current tended to oscillate about the desired
value before settling after a transient. It was speculated that this oscillatory behavior was
caused by the fact that PWM does not control current directly. Because of these
unsatisfactory simulation results, the research effort was redirected toward an
investigation of current-mode control. In addition, current-mode control was employed
in Perreault's work.
Perreault [24] does not recommend any particular controller algorithm. A suitable
control algorithm was needed. It was decided to use as simple an algorithm as possible
and add complexity as needed to correct problems. The starting point for choosing an
algorithm is the control law introduced in Equation (2-5). That algorithm is as follows.
i* = K \K -vc )dt + hv {Vn/ -vc ) (4-14)
This algorithm implements proportional-integral (PI) control on the voltage error.
Integral control maintains zero steady-state voltage error. Proportional control provides
transient stability. Adding frequency-based load sharing to this algorithm is
accomplished much the same way as for PWM in Equation (4-13). Reference voltage Vie{
is modified in proportion to the frequency error. The resulting algorithm is
'"* = K \K - hf (a> esl - copen )- vc )dt + hv [Vref - hf (co est - co pert )- vc ). (4-15)
D. TWO-CONVERTER STATE-SPACE DERIVATION
With this control algorithm decided upon, the next step is to put the entire two-
converter system into state-space form. A system of two or more parallel converters must
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be represented in a single state-space model because the output voltage of each depends
on the output current of all converters.
Equation (4-1) governs the power section behavior, as in the single-converter
model. The inductor current state variable iL is neglected, as in the single-converter
derivation. The only change is that two converters are modeled together, and that the
switching control algorithm for both is as defined in Equation (4-15). Subscripts are
added to the terms in the following derivations to distinguish between converter 1 and 2.
Consider a two-converter system similar to the three-converter system of Figure
II- 1. Rewriting Equations (4-1) and (4-15) to include subscripts and to include the
connection resistances network, the following two expressions are derived.
C
1%L = /il -iol (4-16)at
h* = Ki j(*Wi -ft/ita -*Vm)- vci)^ + /*v,K/i -h/Mex -6V«i)-vcl )(4-17)
Equation (4-17) is rewritten as two equations to separate state variable x,, as
shown in Equations (4-18) and (4-19).
h* = hHlX] +hv] (Vre/] -hf\coesl -copern )-vcx ) (4-18)
Again making the assumption that /,* = iu , iu in Equation (4-16) is replaced by
the expression for /,* of Equation (4-18). Equation (4-16) rewritten after that substitution
is
^ =^+^-A>«-0-Vc,)-|. (4-20)
Expressions for converter 2, similar to those in Equations (4-19) and (4-20) for
converter 1 , are
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%=%^(k-U.?/2 "'finest Mpert>)--)"& (4-22)
dt C
2 C2 v_ 2
Considering only converter 1 in the derivation, note that Equations (4-19) and (4-
20) cannot be placed into state-space form because neither is expressed entirely in terms
of state variables. Converter module output current i0] and the frequency error (a)est -
copenl ) must be expressed in terms of state variables vcl , xx , vC2 , and x2 . Derivation of these
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where o^ and /? are defined in the aforementioned Appendix subsections.
Considering still converter 1, Equations (4-20), (4-23), and (4-25) are combined
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where































+2RlD ) + V.ref\ (4-32)
This equation it rewritten for clarity as
dx
dt










a2i = -^-(R X +2RLD ).
2a-,
(4-35)
Equations (4-27) and (4-33) constitute the state-space representation for converter
1 . A similar state-space representation is derived for converter 2 and is given by






































The entire system of two buck converters with current-mode switch control and



































where axx and bxx are defined in Equations (4-28) to (4-31), (4-34) to (4-35), (4-37) to (4-
40), and (4-42) to (4-43) above. This state-space model was coded in a Matlab file,
which is shown in Appendix B, Part C.
E. DERIVATION SIMPLIFICATION
At this point, it is constructive to consider the remainder of the derivation. A
state-space model is now available, as shown in Equation (4-44). Recall from Part A of
this chapter that the next step in the derivation is to express the system matrix
characteristic polynomial in terms of the unknown gains. Several difficulties are
encountered in taking this next step.
The first difficulty lies in the fact that more unknown gains exist than polynomial
degrees. With three unknown gains h
n
,h
v , and h{ from each converter, there are a total
of six gains in the two-converter system. The gains cannot be found explicitly. The
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simplifying assumption which makes the most sense is that the integral gains for each
controller are equal (h
nl
= h
n2 ), as well as proportional gains (/?vl = hv2). With this
assumption, the number of unknown gains is four, and may be found by solving the
fourth-order polynomial.
A more worrisome observation is that finding a closed-form expression for gains,
given Equation (4-44) as a starting point, is very difficult. Obtaining a polynomial from
the state-space model, as shown in the step between Equations (4-6) and (4-7), requires
finding an expression for eigenvalues A of the system matrix A by calculating |/l/-/l|.
The 4x4 system shown in Equation (4-44) is rather complex and yields an unwieldy
result.
To overcome this difficulty, another simplifying assumption is made. Since the
connection resistances are small relative to the load resistance, the effect of paralleling
modules may be approximated simply by paralleling the output capacitors. Thus,
multiple buck modules may be replaced by a single buck with appropriately increased
output capacitance. Controller gains are therefore approximated by using the single-
converter model with no load sharing and changing the value of C according to the
number of parallel modules.
The single-converter characteristic polynomial in Equation (4-7) is altered by
replacing C with (2 x Q, thus representing the additional capacitance added by a second
converter in parallel. Load resistance R in Equation (4-7) must be changed as well
because the rated power for two converters in parallel is twice that of a single converter.
Minimum load resistance for the two-converter case is half that of the single-converter
case. The table below shows load resistance and filter capacitance appropriate for
estimating one-, two- or three-converter systems at full load or 10% rated load.
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Load (%) R(Q) C(nF) hn h v
One Converter: 100 10 400 0.62 320
One Converter: 10 100 400 0.71 320
Two Converters: 100 5 800 1.24 640
Two Converters: 10 50 800 1.42 640
Three Converters: 100 3.33 1200 1.86 960
Three Converters: 10 33.3 1200 2.13 960
Table IV- 1 Simplified Gain Derivations
Thus gains are approximated. Recall that the single-converter system used for
calculating this approximation used no load sharing mechanism. No values for load
sharing gain h{ are calculated in this approximation. Load sharing gains will be found by
trial and error once the simulation is run.
It is desired to see how well this approximation for the two-converter system gain
calculation works. To evaluate, appropriate gains are placed into the detailed Matlab






640. Load sharing gains h{ are set to zero for comparison purposes. Recall from Part B
of this chapter that the desired system poles are -800 and -1000. The expected poles for
the two-converter system if this approximation were perfectly accurate, are two at -800
and two at -1000. The Matlab m-file in Appendix B, Part C is set up to calculate system
poles when the above values of gains h
n
and /z
v are used for both converter module
controllers. Connection resistances /?, and R 2 are 1 mQ. The resulting poles from this
test are: -2.503 le+6, -2612.6, -612.42, and -0.63921.
The poles for the system with approximated gains are all real, just as the desired
poles for the single-converter system are. Notice however that the lowest pole is -0.6
compared with -800, and the largest pole is -2e+6 as opposed to -le-3. Therefore the
simulation for the two-converter system using these approximated gains will not have the
same transient response as a single converter. It is hoped that these gains are close
enough to provide a stable simulation with which load sharing properties among two
converters can be tested.
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F. POLE SELECTION
It was asserted in Part B of this chapter that the desired system poles are real poles
of-800 and -1000 and no explanation was given. These poles were found to give good
system response when used in the single-converter current-mode system with no load
sharing mechanism. Gains hv and hn were adjusted to minimize voltage overshoot and
settling time for a load step change transient. The gains which were found by trial and
error provided voltage spikes of less than 5 V when the step load change was 1 00% to
20%. The poles associated with these gains are different from those first attempted.
First, a slightly underdamped two-pole system was used. It was found that simulation
with those system poles showed too oscillatory a response. Future work should include a
method of finding desired system poles.
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V. SIMULATION
A. ADVANCED CONTINUOUS SIMULATION LANGUAGE MODEL
The previous chapter presented derivations that were the basis for the
determination of gains. The end goal of that exercise is to obtain gains for use in the
digital simulation such that the system will have a suitable transient performance.
Construction of the simulation model itself is relatively straightforward. All that is
required is to represent the system governing equations in the syntax of the simulation
language. The simulation tool used for this thesis is the Advanced Continuous
Simulation Language (ACSL). The simulation was constructed in ACSL for a system of
three parallel current-mode-switched buck converters using frequency-based load sharing.
As derived in Chapter IV, the set of equations which fully describe a buck
converter using current-mode switch control and frequency-based load sharing are the























Constants o^ and fl are defined in Appendix A, Parts B and C.
An ACSL representation for a system of three converters was constructed and is
shown in Appendix C. Both the .csl file and the .cmd file are listed. The body of the .csl
file was obtained from previous research work. That original .csl file was a detailed
simulation for a single PWM-switched buck converter, which allowed for both
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continuous and discontinuous conduction modes. Modifications to the switching rules
were made to this file in order to simulate current-mode switching. The algorithm for the
commanded current, as shown by Equations (5-1) to (5-4) above, replaced that for
commanded duty ratio in the original file. Multiple converter modules are realized in the
simulation by duplicating the governing equations for power section and controller
section. Numerical subscripts are added to distinguish between the three converters
represented. The dynamics of the resistance network in the power section required the
use of the load voltage vLD and load current z"LD derivations in terms of state variables for
three converters, as described in Appendix A, Parts 1 b) and 2 b).
As stated in Chapter IV, the gains for a multi-converter system are approximated
by assuming a large aggregate converter and are not calculated explicitly. The
approximated gains for one-, two-, and three-converter configurations at 100% and 10%
load are summarized in Table IV- 1 . Referencing this table, /z
v
= 960 and h
n
= 1 .96 are
appropriate for three parallel converters operating over a range of loading conditions.
Load sharing gains hn , hn , hn are chosen experimentally. These gains are chosen
at 0.01 because the load sharing performance has been proven with these values, and the
system performance for which PI gains are chosen to optimize was not terribly
compromised.
B. LOAD SHARING PERFORMANCE
1. Connection Resistance Effects
A robust load-sharing mechanism will allow approximately equal current from all
parallel converters when connection resistances are unequal. One ACSL simulation was
run with connection resistances Rl9 R 2 , and R3 equal to 0.02, 0.04, and 0.05 Q
respectively. All frequency-based load sharing gains hn , hn , hn were set at 0.01. Figure
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Figure V-l ACSL Simulation: Different Connection Resistances, Load Sharing
Employed
As is evident in Figure V-l, inductor current stabilizes quickly to a value very
close to that of the other modules.
Figure V-2 shows the same simulation as in Figure V-l except with load sharing
gains hn , hn , hD set to zero. This simulated system fails to adequately share current and
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Figure V-2 ACSL Simulation: Different Connection Resistances, No Load Sharing
2. Reference Voltages Effects
A rigorous test of the frequency-based load sharing scheme was considered as the
case where reference voltages were unequal. Figure V-3 shows simulation output for the
unequal reference voltages where F
refl
= 280 V, V
Te{2
= 300 V, and VK{3 = 320 V. In Figure






0.00000 0.33333 0.86667 1. 00000 1.33333 i. 66667 2.00000
Figure V-3 ACSL Simulation: Three Converters, Unequal Reference Voltages,
Load Sharing Employed
That same simulation was run without load sharing, with hn , hn , hB set to 0.0.
Results of that simulation are shown in Figure V-4. The other parameters are unchanged
from the simulation of Figure V-3. It is apparent that unequal reference voltages cause
load sharing to fail. Figure V-3 shows that with load sharing, inductor currents are still
not equal. The system may be designed for better performance by increasing h{ if it is
suspected that unequal reference voltages of this magnitude are possible. In general,
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Figure V-4 ACSL Simulation: Three Converters, Unequal Reference Voltages, No
Load Sharing
C. TRANSIENT PERFORMANCE
The preceding discussion showed that the load sharing characteristics of the group
of parallel converters works well when frequency-based load sharing is employed.
Transient stability must also be considered. Recall that the controller gains were not
selected to provide precise system poles but were instead approximated. The system is
expected to perform marginally when gains are selected in this manner. The two
simulation results show that this is indeed the case.
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Figure V-5 shows simulation output for a step load change from 100% to 20%.
Both the voltage spike of 20 V and the tendency of current to increase before settling at a
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Figure V-5 ACSL Simulation: Three Converters, Step Load Change From 100% to
20%
Figure V-6 shows simulation results for the case of three converters online with
one abruptly shut down. A converter would be brought on or offline by slowly ramping
reference voltage up or down. The simulation of Figure V-6 is intended to prove
performance in worst-case conditions, where one redundant power supply is perhaps lost
due to battle damage. As with the step load change simulation, transient performance is
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Figure V-6 ASCL Simulation: Three Converters, One Powered Down Abruptly
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VI. CONCLUSIONS
A. SUMMARY OF FINDINGS
Current-mode switch control is better suited than PWM for converters with load
sharing because of its direct control of output current. Current-mode control is more
robust than PWM in that respect.
The rms frequency estimation algorithm and hardware proposed by [24] performs
well. The analog model built during research generates an output signal which varies as
the actual rms of the input frequencies. One simplifying assumption was that filtering
would remove all frequency content except that related to load sharing.
Simulations showed excellent load sharing performance with current-mode
frequency-based control, even when controller gains were roughly approximated.
B. FUTURE WORK
Several areas of research related to frequency-based load sharing in the context of
PEBB design within DC ZEDS were not fully explored. The following paragraphs
outline some of the areas where this research may be continued.
One aspect of frequency-based load sharing not examined was the correlation
between perturbation input signal amplitude and perturbation amplitude at the converter
output. In order to specify perturbation generator output signal amplitude, filtering of
output voltage should be simulated.
The next step in verifying the utility of frequency-based load sharing for DC
ZEDS usage should be the construction of a hardware-in-the-loop model. Use of a
dSPACE card on a workstation with Simulink allows a controller model to accept inputs
from a hardware circuit while the simulation is in progress. Variables from that
simulation may also drive outputs back to the hardware circuit. Since all components of
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a system of converters employing frequency-based load sharing, except the rms
frequency estimator circuit itself, are easily simulated, a hardware-in-the-loop test using a
frequency estimator circuit in hardware should be much more accurate than a purely
digital model.
Controller gains were not precisely calculated for the simulations in this thesis,
but were estimated because of the complexity of calculation. Numerical methods such as
Newton-Raphson should be considered for precise gain calculation.
One point of difficulty with the two-pole approximation of the multi-pole
converter system is that placement of the two poles for slight damping yielded oscillatory
response in simulation. The desired response was achieved when the two poles were
placed on the real axis. This behavior is most likely caused by the fact that the two-pole
system poorly approximates the actual system.
Transient performance simulations in Chapter V Part C showed that the inductor
current exhibits a nonminimum phase response—current increases initially before it
settles at a lower value. If this behavior remains even in simulations for which precise
gains are calculated, a possible solution is the inclusion of a current error term into the
expression for i* (Equation (2-5)), similar to the term h{(iL - i ) in Equation (2-4),. This
current error control would effectively provide PID control on converter output voltage vc
and possibly further stabilize current excursions.
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APPENDIX A: DERIVATIONS
A. CURRENT-MODE STATE-SPACE DERIVATION
Chapter IV shows a current-mode converter derivation in which the simplifying
assumption i* = iL is made to justify neglecting the inductor current state variable. A
more detailed analysis may require the zL state variable to be used, especially when slope
compensation is employed, since compensation widens the gap between i* and iL . The
following state-space model development includes iL in the analysis.
The first task in the derivation is to find a single expression for the duty ratio d in
terms of the commanded current i* and state variables iL and vc . As [17] illustrates,
inductor current at the start of each switching period, zLmin , is expressed by
hmin =i*~mdTs (A-l)
where m is the slope of the rising inductor current plus slope compensation, d is the duty
ratio for the switching period in question, and T
s
is the switching period. The quantity dT
%
represents the time the switch is on. Knowing that iUvg is equal to iL at time (0.5dT&), z'Uvg







when Equations (A-l) and (A-2) are combined.
Slope m is the rising inductor current slope plus slope compensation and may be
expressed as
V. — vn vn









Equation (A-5) is the desired expression relating /'*, d, and the state variables iL










is the steady-state capacitor voltage, assumed to be equal to VTef, and d is the
steady-state duty ratio, assumed to be equal to Vie{ I Vin . Of course, since this expression
is linearized, the final state-space representation will be linearized as well.
The next task in the derivation is to convert from input Ad to input Ai* by
substituting the expression for Ad into the linearized state-space model. Equation (A-6)
is therefore rearranged to solve for Ad.
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Equation (A-7) is substituted into Equation (A-8) to replace Ad by Ai* as the system

















The final task in the complete current-mode state-space model derivation is to
place a control algorithm into the model and thus convert the model input from Ai* to
AVKi. The control algorithm from Equation (2-5) is used, which is expressed by
Equations (A- 10) and (A-l 1).
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7,
x = v"<- v<
These equations must be linearized.












re/ -Avc ) (A-13)
The final task is completed by adding Equation (A-12) to the state-space model
and by substituting Equation (A-13) into the open-loop model input Ai* in Equation (A-














































B. OUTPUT CURRENT CONVERSION
The derivation in this section outlines how the converter output current i is
expressed in terms of state variables, both for the two- and three-converter cases. The
two-converter expression is coded into the Matlab state-space representation for two
converters, and the three-converter expression is used in the ASCL model.
Recognize from Figure II- 1 that converter module output current z'0] , according to
Ohm's Law, may be expressed as
Z'»'
=Z£L7^- (A-21)
It is useful to derive an expression for load voltage vLD in terms of state variables
as an intermediate step in deriving an expression for z'0l . Since state-space representations
for both two- and three-converter systems are presented in this thesis, the derivations to
follow are performed for both cases. The following derivation holds for the power
section of any buck converter, regardless of the control method.
1. Load Voltage
a) Two Converters
Kirchhoff s Current Law (KCL) at the node joining two converters to the load
gives the following expression.
ho ='oi+'o2 (A-22)












The following expression is obtained by substituting these three expressions into
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2 + R } RLD + R2 RLd j
For simplicity, do is defined as
a2 =RlR2 +R lRLD +R2RLD . (A-27)
Notice that the subscript "2" indicates that this is the a for a two-converter system and
not for module number 2.
Using this definition of a^, the expression for load voltage may be reduced to
vld = vc.
R-yR.r, | | R,R^LD






Similar to the two-converter case, KVL at the node joining three
converters is
lLD ~ l o\ + l o2 +l o3 >
and may be expanded to








'LD R\ -* v2 "3
By solving for load voltage and isolating capacitor voltage state variables,


















KCL at the node joining two converters gives the equation
l
o\ ~ lLD lo2 '
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RLD ~ a 2
R 2a 2
(A-38)










Equation (A-39) is the final expression for i
,
in terms of state variables.
The expression for i














^LD K 2 -"-3

























Just as in the two-converter case, the expression for the load voltage, vLD,
from Equation (A-31) is substituted into Equation (A-43). The final expression is
simplified when the state variable coefficients are rearranged such that a^ is in the
denominator. The intermediate expressions are quite lengthy but the final result is
J-, = Vc\








































C. FREQUENCY ERROR CONVERSION
The derivation in this section outlines how estimated frequency a)
est
is expressed
in terms of state variables, both for the two- and three-converter cases. The two-
converter expression is used in the Matlab state-space representation, and the three-




- 0)^ is frequency error, where coesx is the estimated frequency
content of the combined output voltage in a multi-converter system, and copen is the
perturbation frequency of the individual converter corresponding to its own output
current i . Recall that [24] recommends an rms frequency estimation method, which is
also evaluated in this thesis. Recall also that the expression for estimated frequency using

















Placing this expression into the state-space representation will introduce
nonlinearities. It was realized that when all perturbation frequencies are close, the
average is a very good estimate of the rms value. Even though rms frequency estimation
was simpler to implement in hardware, estimation by averaging is simpler in state-space
modeling and in digital simulation. For that reason, the following expression is
considered.






Therefore, with Oest - &>pert) reduced to (fi>ayg - &>pen), the frequency error term may
be expressed as a linear function of state variables.
The perturbation frequency may be expressed as
co





where &>mm and comzx are the perturbation frequency range limits, and i rated is converter
output current associated with its rated power. For simplicity of expression, a constant J3




Thus, Equation (A-50) may be written as
^
Per,=^mm +iJ. (A-52)
Combining Equations (A-49) and (A-52), frequency error for converter one of the two-
converter system may be expressed as
(*W -*vJ=-0'O 2 -'„>)• (A-53)
Finally, by substituting the expressions for z'0l and io2 from Equations (A-39) and
(A-40) into Equation (A-53), an expression for frequency error in terms of state variables
is derived as
kvg -co perl] )=^[va {-R 2 -2RLD )+vC2 {R]+ 2RLD )]. (A-54)
Similarly, the frequency error expression for converter two of the two-converter system is
kvg -^rt2 )=^-[vc.(*2 +2Rw)+vC2{-R] -2RLD )]. (A-55)
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2. Three Converters
The three-converter derivation for frequency error in terms of state variables is
quite lengthy but follows the same approach as the two-converter derivation. The starting






_p n j a t
^^
From Equation (A-56) and the a>pen expression in Equations (A-52), the following
expression for frequency error is obtained.
(*W -av,.)=y[-2*0l +io2 +/o3 ] (A-57)
Substituting the three i expressions of Equations (A-44) to (A-46) into Equation
(A-57), the final frequency error is derived.









(R \R2 + 2RLDR \ ~ RLDR2 )3a
3
Similar frequency error expressions may be derived for converters 2 and 3. Those
final expressions are given in Equations (A-59) and (A-60).
kvg -a> perl2 )=vcl ^-(R2R3+ 2RLDR2 -RlD R,)
vC2 ^-{-2R X R, -RLDRX -RWR,) (A-59)
VC3 Z (-^1^2 + 2RLDR \ ~ RLDR2 )
3a,
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\comg -o) perl] )= VC\~ (R2R 1 + 2RLDR 2 ~ RLDRy)3a 7








APPENDIX B: MATLAB CODE
A. CODE WHICH GENERATED PLOT III-3
% Jonathan Moore
% Filename: est.m
% This routine caluculates the actual rms value of two input
frequencies





fl = 2000: 50: 5000;






% fl = 2KHz, f2 vs. Vout
f2 = [2000 2500 3000 3500 4000 4500 5000];
w2 = 2*pi*f2;
VI = [ 3 24 46 70 95 119 143J/225,
V2 = [ 43 60 76 97 120 141 165]/225,
V3 = [ 88 102 119 134 153 170 191J/225,
V4 = [135 146 159 172 189 205 225]/225,
el = (sqrt((cl A 2 * (2*pi*2000)
.
A 2) + (c2 A 2 * w2. A 2)) / sqrt (cl A 2 +
c2 A 2) );
e2 = (sqrt((cl A 2 * (2*pi*3000) A 2) + (c2 A 2 * w2. A 2)) / sqrt(cl A 2 +
c2 A 2) ) ;
e3 = (sqrt((cl A 2 * (2*pi*4000) . "2 ) + (c2 A 2 * w2. A 2)) / sqrt (cl A 2 +
c2~2) ) ;
e4 = (sqrt((cl"2 * (2*pi*5000) A 2) + (c2 A 2 * w2. A 2)) / sqrt(cl A 2 +
c2 A 2) ) ;
esl = (el - min (el) ) / ( . 6*max (e4 )
)
es2 = (e2 - min(el) ) / ( . 6*max(e4)
es3 = (e3 - min (el) ) / ( . 6*max (e4 ) )





easl = (eal - min (eal) ) / ( . 6*max (ea4 )
)
eas2 = (ea2 - min (eal ) ) / ( . 6*max (ea4 ) )
eas3 = (ea3 - min (eal) ) / ( . 6*max (ea4 )
(2*pi*2000 + w2) / 2
(2*pi*3000 + w2) / 2
(2*pi*4000 + w2) / 2
(2*pi*5000 + w2) / 2
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eas4 = (ea4 - min (eal ) ) / ( . 6*max (ea4 ) )
;
figure ( 1 )
;
plot(w2,esl,w2,es2,w2,es3,w2,es4,w2,easl, '- ',w2,eas2, '- ',w2,eas3, '
-
',w2,eas4,'- ' , w2, VI, ' o
'
, w2, V2, ' o
'
, w2, V3, ' o
'
, w2, V4 , * o
' ) , grid
LEGEND ( 'Theoretical Data, f = 2000 ',' Theoretical Data, f =
3000' , 'Theoretical Data, f = 4000 ',' Theoretical Data, f =
5000' , 'Experimental Data, f = 2000 ',' Experimental Data, f =
3000' , 'Experimental Data, f = 4000 ',' Experimental Data, f = 5000', 0)
xlabel ( 'Angular Frequency (rad/sec) Corresponding to f = 2KHz to 5KHz'




% See section on Single-Converter Gain Derivation in Ch IV, Part B
% This MATLAB code calculates either of the following for a single buck
% converter using current mode control and no load sharing mechanism.
% 1. Characteristic polynomial given gains
% 2 . Gains given characteristic polynomial
% Range of possible load resistance:
% MIN =3.33 ohms (three converters, 100% load)
% MAX = 100.0 ohms (one converter, 10% load)
% Range of possible capacitance:
% MIN = 400 uF (one converter)






% Specify the desired roots
rdes = [-1000 -800]
% Find desired polynomial:
pdes = poly (rdes)
b = pdes (2) %8800;
c = pdes (3) %6. 4e6;
hv = C*b - (1/R)
hn = c*C
% Or specify gains:
%hv = 6.95;
%hn = 4 800;
A= [ -1/ (R*C)-hv/C hn/C;
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-1
B = [ hv/C; 1 ]
;
pnomial = poly (A);





% This MATLAB code generates a state-space representation for two
% current -mode converters using frequency-based load sharing.
% When gains are known, this model may be used to find eigenvalues
% (pole locations) and the steady-state values of the state
% variables
.
% Control defined by the following equations:
% * dvCl/dt = (irefl - iol) / CI
% * irefl = hvl(Vref - vCl + hf 1 (west - wl))
% Assumptions:
% * iL = iref

































alpha = (R1*R2 + R1*RLD + R2*RLD)
beta = (wmax - wmin) /iomax;
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% System matrix A ***************
% row 1
:








a21 = -1 + (hfl*beta* (R2+(2*RLD) ) / (2*alpha) )
;
a22 = 0;
a23 = -hfl*beta* (R1+ (2*RLD) ) / (2*alpha) ;
a24 = 0;
% row 3
a31 = (-hf2*hnl*beta* (R2+2*RLD) / (2*C2*alpha) ) + RLD/ (C2*alpha)
a32 = 0;
a33 = (-hv2/C2) + (-hf2*hv2*beta* (-R1- (2*RLD) ) / (2*C2*alpha) ) -
(Rl+RLD) / (C2*alpha) ;
a34 = hn2/C2;
% row 4
a41 = -hf2*beta* (R2+(2*RLD) ) /(2*alpha)
;
a42 = 0;
a43 = -1 + (hf2*beta* (R1+ (2*RLD) ) / (2*alpha) )
a4 4 = 0;
%x [ vCl xl vC2 x2 ] A T
A = [ all al2 al3 al4
a21 a22 a23 a24
a31 a32 a33 a34
a41 a42 a43 a44 ] ;













u = [ Vrefl; Vref2 ]
;














* Current mode switching control
* Continuous or discontinuous conduction mode
* Purely resistive load
* Each converter may have different connection resistance
* Each converter may have different reference voltage
* Converter #2 may be powered up or powered down
Controller algorithm:
* iLavg ~= iref
* dvC/dt = (iref - io) / C
* iref = hn*x + hv(Vref - vC - hf * (wrms - w) ) + ipert
* ipert = Apert * cos (2*pi*wmin*t + phase)




MAXTERVAL maxt = 5e-7
algorithm
CINTERVAL cint = le-5
ALGORITHM ialg = 5
NSTEPS nstp = 1
CONSTANT tstop =0.05
! max step for var step integration
100 time steps per switching period
data communication interval
4 -> RK 2nd, 5 -> RK 4th
! stop point for integration
Power Section Parameters
CONSTANT P = 9000.
CONSTANT fsl = 20000.
CONSTANT fs2 = 20000.
CONSTANT fs3 - 20000.
Tsl = 1/f si
Ts2 = 1/f s2
Ts3 = 1/f s3
CONSTANT LI = 760e-6
CONSTANT L2 = 760e-6
CONSTANT L3 = 760e-6
CONSTANT CI = 400e-6
CONSTANT C2 = 400e-6
CONSTANT C3 = 400e-6
CONSTANT Rl = 0.02
CONSTANT R2 = 0.02
CONSTANT R3 = 0.02
! Converter Power 9 KW









SWlon = . true
.
SW2on = . true
SW3on = . true
Controller Parameters
CONSTANT Vrefl = 300.
CONSTANT Vref2 = 300.
CONSTANT Vref3 = 300.
CONSTANT Vinl = 400.
CONSTANT Vin2 = 400.
CONSTANT Vin3 = 400.
CONSTANT hvl =1.96
CONSTANT hv2 =1.96
CONSTANT hv3 = 1. 96
CONSTANT hnl = 960.
CONSTANT hn2 = 960.
CONSTANT hn3 = 960.
CONSTANT hfl = 0.01
CONSTANT hf2 = 0.01
CONSTANT hf3 = 0.01
CONSTANT tau = 0.0001
CONSTANT wrmsic = 31396




CONSTANT phasel = 0.0
CONSTANT phase2 =0.0




State Variable Initial C
CONSTANT iLlic = 27.5
CONSTANT iL2ic =27.5
CONSTANT iL3ic =27.5
CONSTANT vClic = 300.
CONSTANT vC2ic = 300.
CONSTANT vC3ic = 300.
CONSTANT xlic = 0.049
CONSTANT x2ic = 0.049
CONSTANT x3ic = 0.049
! Diode Voltage Drop
! Switch Voltage Drop















TERMT (t .GE. (tstop-0 . 5*cint )
)
DERIVATIVE
Vinl = Vinla + 10 . 0*sin (5000 . 0*t
Control Algorithm
pxl = Vrefl - vCl + hfl*(wrms - wl)
px2 = Vref2 - vC2 + hf2* (wrms - w2
)
px3 = Vref3 - vC3 + hf3* (wrms - w3)
xl = INTEG(pxl, xlic)
x2 = INTEG(px2, x2ic)
x3 = INTEG(px3, x3ic)
ilpert = Apertl * cos (2*pi*wmin*t + phasel)
i2pert = Apert2 * cos (2*pi*wmin*t + phase2)
i3pert = Apert3 * cos (2*pi*wmin*t + phase3)
ilref = hnl*xl + hvl*(pxl) + ilpert
i2ref = hn2*x2 + hv2*(px2) + i2pert
i3ref = hn3*x3 + hv3*(px3) + i3pert















beta = (wmax - wmin) /iomax
wl = wmin + iol*beta
w2 = wmin + io2*beta
w3 = wmin + io3*beta
wi = SQRT(wl**2 + w2**2 + w3**2) /SQRT (3
.
)
wrms = REALPL (tau, wi, wrmsic)
Determine if Switch 1 is ON or OFF
PROCEDURAL (SWlon, iswl = ilcomp, ilref , iLl)








Determine if Switch 2 is ON or OFF
PROCEDURAL (SW2on,isw2 = i2comp, i2ref , iL2)











Determine if Switch 3 is ON or OFF
PROCEDURAL (SW3on,isw3 = i3comp, i3ref , iL3)










Derivative of Inductor 1 Current: v = L di/dt




piLl = (Vinl-Vsw-vCl) /LI
ELSE
IF (ccml) THEN
piLl = (-Vdi-vCl) /LI
ELSE





Derivative of Inductor 2 Current: v = L di/dt
PROCEDURAL (piL2 = SW2on, ccm2, Vin2, vC2, Vdi, Vsw, L2
IF (SW2on) THEN
ccm2 = .true.
piL2 = (Vin2-Vsw-vC2) /L2
ELSE
IF (ccm2) THEN
piL2 = (-Vdi-vC2) /L2
ELSE





Derivative of Inductor 3 Current: v = L di/dt
PROCEDURAL (piL3 = SW3on, ccm3, Vin3, vC3, Vdi, Vsw, L3
IF (SW3on) THEN
ccm3 = .true.
piL3 = (Vin3-Vsw-vC3) /L3
ELSE
IF (ccm3) THEN
piL3 = (-Vdi-vC3) /L3
ELSE





Derivative of Capacitor Voltage:
pvCl = (iLl - iol) /CI
pvC2 = (iL2 - io2) /C2
pvC3 = (iL3 - io3) /C3
State Variables
iLlub = INTEG(piLl, iLlic)
iL2ub = INTEG(piL2, iL2ic)
iL3ub = INTEG(piL3, iL3ic)
iLl = BOUND(0.0, 1.0e6, iLlub)
iL2 = BOUND(0.0, 1.0e6, iL2ub)
iL3 = BOUND(0.0, 1.0e6, iL3ub)
vCl = INTEG(pvCl, vClic)
vC2 = INTEG(pvC2, vC2ic)
vC3 = INTEG(pvC3, vC3ic)
i = C dv/dt
Discontinuous Conduction Mode when iL tries to go neg
SCHEDULE dcml .XN. iLl
SCHEDULE dcm2 .XN. iL2
SCHEDULE dcm3 .XN. iL3
Power Section Dynamics
alpha = R1*R2*R3 + R1*R2*RLD + R2*R3*RLD + R1*R3*RLD
vLD = vCl* (R2*R3*RLD/alpha)
+ vC3* (Rl*R2*RLD/alpha:
iol = vLD*(l./RLD + 1
.
/R2 +
io2 = vLD*(l./RLD + 1 . /Rl +
io3 = vLD*(l./RLD + 1./R1 +
iLD = iol + io2 + io3
+ vC2* (Rl*R3*RLD/alpha) &
1./R3) - VC2/R2 - VC3/R3
1./R3) - vCl/Rl - vC3/R3
1./R2) - vCl/Rl - VC2/R2
! Converter Output Power
51 = vCl * iol
52 = vC2 * io2
53 = vC3 * io3
SLD = vLD * iLD
END ! derivative


















! Command file for ACSL simulation of three parallel current-mode buck
! converters using frequency-based load sharing.
s strplt = . t.
s calplt = . f,
s pit = 1
i
s devplt = 1 !
s ppoplt = .f . !
s xinspl = 6 !
s weditg = .f . !
occurs
s nrwitg = .f . !
s alcplt = .f . !
one variable per x-axis
5 -> ps
1 -> graphic desplay
true rotates plot 90 deg
x-axis plot units
false suppresses data write each time SCHEDULE
true enables accumulation of data after a CONTIN
false for b&w plots
prepare
t,iLl,iL2,iL3,vCl,vC2,vC3,xl,x2,x3,iol,io2,io3, vLD, iLD, wl, w2, w3, wi, wrms
prepare Vinl,Vin2,Vin3,iswl,isw2,isw3,ilref,i2ref,iref3, ilcomp, i2comp
prepare SI, S2,S3, SLD, ilpert, i2pert, i3pert , Vref 1, Vref 2, Vref
3
i
********•********•*•********•*• + ** NOTE *** + ** + *****•* + **********•*•**•*• +
! each of these procedures performs best when it is the first
! after starting acsl
! First study: steady state conditions, unequal connection resistances
proced one
s tstop = 0.01
s Rl = 0.02
s R2 = 0.04
s R3 = 0.05
start
s pit = 1
s devplt = 5
plot /lo=0 /hi=40 ill,il2,il3,vld /hi=400
s tstop = 0.1
s hfl = 0.0
s hf2 = 0.0
s hf3 = 0.0
start
s pit = 2





steady state conditions, unequal reference voltages
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s tstop = 0.02
s Vrefl = 280.
s Vref2 = 300.
s Vref3 = 320.
start
s pit = 3
s devplt = 5





s pit = 4
plot ill,il2,il3, vld
end




s tstop = 0.005
s RLD =3.33
start
s devplt = 5
s nrwitg = .true.
s tstop =0.02
s RLD = 16. 67
contin
s nrwitg = .false.
s pit = 10
plot /lo=0 /hi=60 ill,il2,il3,ild /hi=120
! pause
s pit = 11
plot vcl, vc2, vc3, vld
end
! 100% load for 3 converters
! 20% load for 3 converters
! 20% load for 3 converters
I**********************************************************
! step from 100% to 20% load
proced up
s tstop = 0.005
s RLD = 16.67
s iLlic = 3.8
s il2ic = 3.8
s il3ic = 3.8
s vClic = 300.
s vc2ic = 300.
s vc3ic = 300.
s xlic = 0.0239
s x2ic = 0.0239
s x3ic = 0.0239
s wrmsic = 16349.
start
s nrwitg = .true.
s tstop = 0.01
s RLD =3.33
contin
! 100% load for 3 converters
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s Vinl = 0.
s iLlic = 0.
s iL2ic = 13.49
s iL3ic = 13.49
s vClic = 275.4
s vC2ic = 275.4
s vC3ic = 275.4
s xlic = 9.06
s x2ic = 0.028
s x3ic = 0.028
s wrmsic = 187 82.5
s tstop = 0.005
start
s Vinl = 400.
s tstop = 0. 01
s nrwitg = .true.
contin
s nrwitg = .false.
! s pit = 12
! s devplt = 5
plot ill, il2, il3, ild
pause
! s pit = 13
plot vcl, vc2, vc3, vld
end
i * + * + * + + + + + + **** + + * + * + + + + + + + + * + + * + + ** + + * + *** + + * + + ** + + + * + + + * + + + * + + ), + + + + + +
! Fourth study: three converters online, one is powered down abruptly
proced off
s RLD = 10.
s iLlic := 19.5
s iL2ic := 19.5
s iL3ic := 19.5
s vClic := 300.
s vC2ic := 300.
s vC3ic := 300.
s xlic = 0.03
s x2ic = 0.03
s x3ic = 0.03
s wrmsic = 25116.8
s tstop := 0.005
start
s Vinl - 0.
s tstop := 0.02
s nrwitg = .true.
contin
s nrwitg = . false.
s pit = 12




s pit = 13













Laser-Trimmed to High Accuracy
0.2% max Error (A0S36AK)
0.5% max Error (AD536AJ)
Wide Response Capability:
Computes RMS of AC and DC Signals
450 kHz Bandwidth: V rms > 100 mV
2 MHz Bandwidth: V rms > 1 V
Signal Crest Factor of 7 for 1% Error
dB Output with 60 dB Range
Low Power: 1.2 mA Quiescent Current
Single or Dual Supply Operation
Monolithic Integrated Circuit
-55°C to +125°C Operation (AD536ASI
PRODUCT DESCRIPTION
The AD536A is a complete monolithic integrated circuit which
performs rruc rrm-to-dc conversion. It offers performance which
is comparable or superior to that of hybrid or modular units
costing much more. The AD536A directly computes the rruc
rms value of any complex input waveform containing ac and dc
components. It has a crest factor compensation scheme which
allows measurements with 1 % error at crest factors up to 7. The
wide bandwidth of the device extends the measurement capabi-
lity to 300 kHz with 3 dB error for signal levels above 1 00 mV.
An important feature of the AD536A not previously available in
rms converters is an auxiliary dB output. The logarithm of the
rms output signal is brought out to a separate pin to allow the
dB conversion, with a useful dynamic range of 60 dB. Using an
externally supplied reference current, the dB level can be con-
veniently set by the user to correspond to any input level from
0. 1 to 2 volts rms.
The AD536A is laser trimmed at the wafer level for input and
output offset, positive and negative waveform symmetry (dc re-
versal error), and full-scale accuracy at 7 V rms. As a result, no
external trims arc required to achieve the rated accuracy of the
unit.
There is full protection for both inputs and outputs. The input
circuitry can take overload voltages well beyond the supply lev-
els. Loss of supply voltage with inputs connected will not cause
unit failure. The output is short-circuit protected.
The AD536A is available in two accuracy grades 0, K) for com-
mercial temperature range (0°C to +70*C) applications, and
one grade (S) rated for the
-55"C to -H 25*C extended range
The AD536AK offers a maximum total error of±2 mV +0.2%
of reading, and the AD536AJ and ADi36AS have maximum er-
rors of±5 mV±0.5% of reading. All three versions are available
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license Is granted by implication or








in other a hermetically sealed 14-pin DIP or 10-pin TO-100
metal can The AD536AS is also available in a 20-pm hermeti-
cally sealed ceramic lcadless chip earner
PRODUCT HIGHLIGHTS
1 The AD536A computes the true rool-mean-square level of a
complex ac (or ac plus dc) input signal and gives an equiva-
lent dc output IcveL The true rms value of a waveform is a
more useful quantity than the average rectified value since it
relates directly to the power of the signal. The rms value of a
statistical signal also relates to us standard deviation.
2. The crest factor of a waveform is the ratio of the peak signal
swing to the rms value. The crest factor compensation
scheme of the AD536A allows measurement of highly com-
plex signals with wide dynamic range
3. The only external component required to perform measure-
ments to the fully specified accuracy is the capacitor which
sets the averaging period. The value of this capacitor deter-
mines the low frequency ac accuracy, ripple level and settling
time.
4. The Aiy>36A will operate equally well from split supplies or
a single supply with total supply levels from 5 to 36 volts
The one milharrtpcre quiescent supply current makes the de-
vice well-suited for a wide vancty of remote controllers and
battery powered instruments.
5. The AD536A directly replaces the AD536 and provides im-
proved bandwidth and temperature drift specifications
One Technology Way. P.O. Box 9106. Norwood, MA 02062-9106. U.S.A
Tel 617/329-4700 fax 617/326-8703
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.Min Typ Mu Ufa Typ Mn Mir, Typ Mn Units
TRANSPFR FUNCTION
•W^-s^W fw , -*W ;(^r" 1
«
CONVERSION ACCURACY f OtT "V^C-Po,
To:al Error, Intern*! 1 rttn ^Figure I) ±« ro.s 13 102 15 tO.i mV + % ol Re*djrt£
v*. Temperature Tmt* So +7Q*C S0.1 10.01 10^510.003 ±0.1 ±3.005 mV 1 % ol Re*dip.p,*C
+7frCio+:25*C ±0.3±O.MS" aVt %orK«»dio(t*L
vs. Supply Vohar* 1C.I ±3.0
1
ItJ.l 10.01 io :;o.ci mVl %orRc*dicftY
dc Reversal Hrror 13.2 10.1 10^ I '.> of Reidinx
Toial Error, EucttalTnra' (T.(tu« 2: 1310.3 12 10 1 1310.) mV* SorR<«d.rK
£RROK v.V. CREST FACTOR1
Crest Hacrvr 1 to 2 Specified Actun > Specified Accuria Spevifwil Aci.'ufsc)
Cre*tHact« = 3 0.1 0.1 -0.1 S orRe»Htr.(t
Crest F«W b 7 111 -1.0 * vfRcxdns
FREQUENCY RESPONSE1
Rxodw .du\ for ; % Addition* Error (0J» 43)
V^s io mV 5 5 5 kHz
\'-M = ioo aiV 45 45 15 IcHi
Vtk = 1 v [3D IX !20 klh
±3 (IB Bandwidth
V lJt = lOraV ec OO 00 W-b
Vw « JOCaiV 50 45C 450 kHz
V'w = I V 2 3 2.1 13 MHa
AVERAGING TIME CONSTANT (Rfut 5> 21 2^ 2S wrfjrpCAV
INPUT CHARACTERISTICS
't£nj! Xanftf. t*lS V Stppliea
CcMittmxmt rms Level 0iu7 : 7 V mu
ftikTmiural Input 20 t30 t20 Vpc»lt
C;sr>unraou» rmt urvcU 1* V Supples v«. 2 O.oC C to Z Vno*
Peak Traasitm Input , * 5 V Supplies 17 r7 *7 Vpcai
MjafemtiB CondBaoaa Nondestructive
Inpm Lev<1 fAJ] Suppt) Ycbage-) 125 i25 t2i v peak
Input Romance 1333 lct.7 20 13.33 !b.67 2il 13.33 Jb.67 20 kfi
Input Offset Volume 0* T2 M 11 0-3 i: .i.V
OUTPtTT CaARACTSRISTKS
Offset Volttv, Vjjc a COM lT".(a«r* 1
)
11 12 10.3 ll : (i.V
vs. Temperature 23.1 io.; ro.* mV."C
v* Supply Voaant •0.1 to.i 20.2 mV,V
Voltaic Swin^, 1 15 V .Supp.iet Ot»*ll M2.5 Oto+H +12.5 v
ts VSapptj a u> *: o to +; to +2 v
dR OtTTPirr (Figure 13)
E-Kir. Vw 7 mV to 7 V mu, dH = I V mu 10. -i to.« toj t0 3 10.5 :o.e dB
Scute I- actor 3 o -3 mV.dH
Scale Factor TC (UBvompemaied. see Prj-






1mm, for effi = ! V rtrr. M 5 20 to 5 20 80 1L'\
:«.,- Rjnfte toe nc 100 |1A
loc*TERMINAL
lct.fr Scale Factur 40 40 40 BAA rra*
Ljv-r Scale Factur Tolenmie :ic 120 1IC 123 lie 120 H
Output Rcaicance 20 25 30 20 25 V} 20 25 30 KfJ
V.slwge Cemplance -V, to (+V< V, to(+V,
-V| io (4-Vj
-2.4 VJ -2.4 V) -2.5 V) V
BUFFER AAlPUTUiX





lcpui Offset V«hacc R. - 25 k ±C5 14 10 5 +4 10.5 14 ceV
Input Rji '.uto-i 20 oC 20 60 20 60 A
Input Re-anaritt ro» ir' 10' A







Short Circuit Cumr.t 23 2C 20 mA
Output RessMancr 0.3 0.5 3.5 a
Srtill Siftrut Bands/idus 1 1 1 MH*
Slew Rate1 5 •> 5 v.>
POWER SUPPLY
Voltajsr Rated PeTtonmanc* 115 115 115 V
Dual Supply ±3.0 ±11 r\o til 13.0 ±)« V
Single Supply +S >© t5 + 16 5 + JK V
Qmcto^ut Current
Toi! V. 5 V to J*, V, Tu> to TR<W. 1.2 : : 2 [J EPA
TEMPERATURE RANGE
Rjritl lVi[.«rrjmc *70 +70 -55 + 12.5 c
Sroiajt* -"«> tlSQ -55 150 -55 150 •c
NUMBER OF TRANSISTORS S5 nl 65
PACKAGE OPTIONS
Cotsuc DTP CO-l 4) AD336AID AiWWAKD AD536ASH
MeulCanTO-130 (H-lOA) AD5SJ6AJH A353AAKH ,M^4lft.*wSH
LCC (E-20A) AI>53ftASD
or i kHz dec <*avc »put wnh the ADS36A ^uoncuod a* in the fi«ure rtfcrenced
yni\ error for 1 V rm> rccuuiftiUrpube i&pc:, pube M-jdtb " 200|ia.
1 enoT a percent ofrcadng.
NOTES
'Accurtcy • »pecifie<l for V to 7 V m
'Error vs. cxc*t factor » apccifiod •• «a
^aput voksgn are evptened m volts r
*V*b. 2t< enetnal pu!Mer*>o ttaistOT.
SpecifKAOJona aubjeci to thanjtc without aoiiec
Sp^-ifit uon» «bown b boldiac* are teaied on all production oxtiu at final clewicAl lest. Kcsuka from thovr terd arc used to calculate outgoing quaJrcy kveb. All
although en rr those ahoun io boUfact art tested OQ al! production utmo.






Dud) Supply ± 1 8 V
Single Supply +36 V
Internal Power Dissipation2 500 mW
Maximum Input Voltage ±25 V Peak
Buffer Maximum Input Voltage ±VS
Maximum Input Voltage ±25 V Peak
Storage Temperature Range -55°C to +]50°C
Operating Temperature Range
AD536AJ/K 0"C to +70°C
AD536AS -55°C to+125'C
Lead Temperature Range
(Soldering fo set} +300°C
ESD Rating 1000 V
NOTES
; Srrcxses s'novc those lisred under "Ansolutc Maximum Raticas " may cause
permanent carnage jD etc device. This i& a stress mens only and functional
operation of the deviix at these or any other conditions above those indicated in the
operational section of this EpeciEcatioc is n;>t implied. Exposure to absolute
maximum rating conditions for extended periods may street device reliability.
'10-Pin Header 6,A = 150'C/W
20-Pin LCD 0,A = 95'CV
14-Pm Size Hrozcd Ceramic DIPi ]A = 05»OW
CHIP DIMENSIONS AND PAD LAYOUT
D.men.icas xhowD in inches and Cmm;
ORDERING GUIDE
Temperature Package Package
Model' Range Description OpdoQ
AD536AJD 0°C to +70°C Side Brazed Ceramic DIP D-14
AD536AKD O'C to +70°C Side Brazed Ceramic DIP D-14
AD536AJH j°Cro+70°C Header H-'.OA
AD536AKH O'C to +70'C Header H-I0A
AD536AJQ 0"C io *10°C Cerdin Q-14
AD536AK.Q O'C to +73*C Cerdip Q-H
AD536ASD -55 ,Ctn+125°C Side Brazed Ceramic DIP D-14
AD536ASD/S«3B -55»Cco+125'C Side Brazed Ceramic DIP D-14
AD536ASE -55°Cto+125°C LCC E-20A
AD536ASE/8S3B -55°Cto+125°C LCC E-20A
AD 536ASM -55*cto+i25oc Header H-10A
AD536ASH7883B -55'C a+12?C Header H-10A
STANDARD CONNECTION
The AD536A is simple to connect for the ma|onry of high accu-
racy nm measurements, requiring only an external capacitor to
set the averaging rime constant. l"he standard connection is
shown in Figure 1 . In this configuration, the AD5 36A will mea-
sure the rms of the ac and dc level present at the input, but will
show an error l'or low frequency inputs as a tuncnon of the filter
capacitor, CAv, as shown in Figure 5. Thus, if a r up capacitor
is used, the additional average error at ! Hz will be 0. 1 %, at
3 Hz, it will be 1 %. The accuracy at higher frequencies will be
according to specification. If it is desired to reject the dc input, a
capacitor is added in series with the mput
:
as shown in Figure 3,
the capacitor must be nonpolar. If the AD536A is driven with
power supplies with a considerable amount of high frequency
ripple, it is advisable to bypass both supplies to ground with
0. 1 uj; ceramic discs as near the device as possible.
J^T^
Figure 1 Standard RMS Connection
NOTE
;




l"hc input and cutput signai ranges are a function of the supply
voltages, these ranges are shown in Figure 14. The AD536A can
alsc be used in an unbuffered voltage output mode by discon-
necting the input to the buffer- The output then appears unbuf-
lcred across the 25k resistor. The buffer amplifier can then be
used for other purposes. Further the AD536A can be used in a
current output mode by disconnecting the 25k resistor from
ground. The output current is available at Pin 8 (Pin 1 on the
"H" package) with a nominal scale of 40 (lA per volt rms input
positive out.
OPTIONAL EXTERNAL TRIMS FOR HIGH ACCURACY
If it is desired to improve the accuracy of the AD536A. the ex-
ternal trims shown in Figure 2 can be added. R4 is used to trim
the offset Note that the offset trim circuit adds 365 in scries
with the internal 25 kCl resistor. This will cause a 1 .5% increase
in stale factor, which is trimmed out by using Rl as shown.
Range of scale factor adjustment is ±1.5%.
The trimming procedure is as follows:
1. Ground the input signal. VVg, and adjust R4 to give zero
volts output from Pin 6. Alternatively, R4 can be adjusted to
give the correct output with the lowest expected value ofVn.
2. Connect the desired full scale input level to Vrv, either dc or
a calibrated ac signal (1 kHz is the optimum frequency);
then trim Rl, to give the correct output from Pin 6, i.e...
1000 V dc input should give 1.000 V dc output. Of course, a
± 1 .000 V peak-to-peak sine wave should give a 0.707 V dc
output. The remaining errors, as given in the specifications
are due to the nonlinear.ty.
The major advantage of external trimming is to optimize device
performance for a reduced signal range; the AD5.36A is inter-




ing a resistive divider between +Ys and ground. The values ol
rhe resistors can be increased in the interest of lowered power
consumption, since only 5 mA of current flows into Pin i
(Pin 2 on the "H" package). AC)) input coupling requires only
capacitor C2 as shown, a dc return is not necessary as it is
provided internally. C2 is selected tor the proper low frequency
break point with the input tcsistancc of 16.7 kli; for a cutoff at
10 Hz, C2 should be 1 up. The signal ranges in this connection
are slightly more restricted than in the dual supply connection.
The input and output signal ranges are shown in Figure 14. The
load resistor. Ru is necessary to provide output sink current
*ONrouu*L?co
Figure 3. Single Supply Connection
CHOOSING THE AVERAGING TIME CONSTANT
The AD536A will compute the rms of both ac and dc signals. If
the input is a slowly-varying dc signal, the output of the
AD536A will track the input exactly At higher frequencies, the
average output of the AD536A will approach the rms value of
the input signal The actual output of the AD536A will differ
from the idea] output by a dc (or average) error and some
amount of ripple, as demonstrated in Figure 1.
DC ERROR - E„ (.,. I1DEAU
-AVERAGE E -E
Figure 2. Optional External Gain and Output Offset Trims Figure 4. Typical Output Waveform for Sinusoidal Input
SINGLE SUPPLY CONNECTION
The applications in Figures 1 and 2 require the use of approxi-
mately symmetrical dual supplies. The AD536A can also be
used with only a single positive supply down to +5 volts, as
shown in Figure 3. The major limitauon of this connection is
that only ac signals can be measured since the differential input
stage must be biased off ground for proper operation This bias-
ing is done at Pin 1 0; thus it is critical that no extraneous signals
be coupled into this point. Biasing can be accomplished by us-
The dc error is dependent on the input signal frequency and the
value of CAV . Figure 5 can be used to determine the minimum
value of CAV which will yield a given percent dc error above a
given frequency using the standard rms connection.
The ac component of the output signal is the ripple. There are
two ways to reduce the ripple The first method involves using a
large value of C.w - Since the ripple is inversely proportional to
CAv, a tenfold increase in this capacitance will affect a tenfold




(actors, (such as low duty cycle pulse trains), the averaging time
constant should he at least ten times the signal period. For ex-
ample, a 1 00 Hz pulse rate requires a 100 ms time constant,
which corresponds to a 4 uj-' capacitor (time constant = 25 ms
peruF).
The primary disadvantage in using a large CAV to remove ripple
is that the settling time for a step change in input level is in-
creased proportionately. Figure 5 shows that the relationship
between C Av and 1% settling time is 1 15 milliseconds for each
microfarad of CAV , The settling time is twice as great for de-
creasing signals as for increasing signals (the values in Figure 5
are for decreasing signals) Settling time also increases for low
















































The two-pole post-filter uses an active filter stage to provide
even greater ripple reduction without substannallv increasing
the settling times over a circuit with a one-pole filter. The values
of Cav, C2, and C3 can then be reduced to allow extremely fast
settling times for a constant amount of ripple. Caution should
be exercised in choosing the value ofCAv, since the dc error is
dependent upon this value and is independent of the post filter.
For a more detailed explanation of these topics refer to the
RMS to DC Conversion Application Guide 2nd Edition, available
from Analog Devices.
I**UT KtfQUgNCV- * Figure 7. 2-Pole "Post" Filter
Figure 5 Error/Settling Time Graph for Use with the Stan-





Figure 6. Settling Time vs. Input Level
A better method for reducing output ripple is the use of a
"post-filter." Figure 7 shows a suggested circuit. If a single-pole
filter is used (C3 removed, Rx shorted), and C2 is approximately
twice the value of CAv, the ripple is reduced as shown in Figure
8 and settling time is increased. For example, with CAV = 1 liF
and C2 = 2.2 pf, the ripple for a 60 Hz input is reduced from
10% of reading to approximately 3% of reading I"he senling
time, however, is increased by approximately a factor of 3. The
values of C.w and C2, can, therefore, be reduced to permit faster
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Figure 8. Performance Features of Various Fitter Types
AD536A PRINCIPLE OF OPERATION
The AD536A embodies an implicit solution of the rms equation
that overcomes the dynamic range as well as other limitations
inherent in a straightforward computation of rms. The actual
computation performed by the AD536A follows the equation:





Figure 9 is a simplified schematic of the AD536A; it is subdi-
vided into four major sections: absolute value circuit (active rec-
tifier), squarcr/djvider, current mirror, and buffer amplifier. The
input voltage- VLv , which can be ac or dc, is convened to a uni-
polar current Ij, by the active rectifier A,, A,. Ij drives one input
of the squarer.'divider, which has the transfer function:
The output current, h„ of the squ a rer/divider drives the current
mirror through a low-pass filter formed by Rl and the externally
connected capacitor, Cav If the Rl, Cav ome constant is much
greater than the longest period of the input signal, then L, is
effectively averaged. Trie current mirror returns a current I3,
which equais Avg [L,), hack to the squarcr/divider to complete




Z /I4 I = 7; rms
CVIMCWT MimOft
I Mwjn AM r<m '*>*, Of
Figure 9. Simplified Schematic
The current mirror also produces the output current. lotr.
which equals 2L,. lour oan be used directly or convened to a
voltage with R2 and buttered by A4 to provide a low impedance
voltage output. The transfer function of the AD536A thus
results:
V
<yu[ m2R2 1 rms = I/w rms
The dB ourput is derived from the emitter of Q3, since the volt-
age at this point is proportional to log V^. Emitter follower,
Q5, buffers and level shifts this voltage, so that the dB output
voltage is zero when the externally supplied emitter current
ClREr) to Q5 approximates 1,.
CONNECTIONS FOR dB OPERATION
A powerful feature added to the AD536A is the logarithmic or
decibel ourput. The internal circuit computing dB works accu-
rately over a 60 dB range. The connections for dB measure-
ments are shown in 1'igure 10. The user selects the dB level by-
adjusting Rl, for the proper dB reference current (which is set
to exactly cancel the log ourput current from the squarer-divider
at the desired dB point). The external op amp is used to pro-
vide a more convenient scale and to allow compensation of the
+0.33%»'°C scale factor drift of the dB output pin. The special
T.C. resistor, R2, is available from Tel Labs in Londonderry,
N.H. (model Q-81) or from Precision Resistor Inc , Hillside,
N.J. (model PT146). The averaged temperature coefficients of
resistors R2 and R3 develop the +3300 ppm needed to reverse
compensate the dB output The bnear rms output is available at
Pin 8 on DIP or Pin 10 on header device with an output imped-
ance of 25 kii, thus some applications may require an additional




Set V^- = i .00 V dc or 1 .00 V rms
2 Adjust Rl for dB out = 0.00 V
3. SctV,v, = +0.1 VdcorO.10 V rms
4. Adjust R5 fordK out = -2.00 V
Any other desired dB reference level can be used bv setting
V^ and adjusnng Rl, accordingly. Note that adjusting R5 tor
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The AD536A utilizes a logariihmic circuit in performing the im-
plicit rms computation. As with any log circuit, bandwidth is
proportional to signal level The solid lines in the graph below
represent the frequency response of the AD536A at input levels
from 10 millivolts to 7 volts rms. The dashed lines indicate the
upper frequency limits for 1%, 10%, and 3 dK of reading addi-
tional error. For example, note that a 1 volt rms signal will pro-
duce less than I % of reading additional error up to 1 20 kHz. A
10 millivolt signal can be measured with 1 % of reading addi-
tional error (100 |iV) up to only 5 kHz.
ii
' ' ' 1 iL
9 1 LWnmWfVI 1
! 1 l! w * 1
1 ! U-K ,11 ^5H
! i III , ITil 1
100k
Figure 11 High Frequency Response
AC MEASUREMENT ACCURACY AND CREST FACTOR
Crest factor is often overlooked in determining the accuracy of
an ac measurement. Crest factor is defined as the ratio of the
peak signal amplitude to the rms value of the signal (CF = Vy
V rms). Most common waveforms, such as sine and triangle
waves, have relatively low crest factors (<2). Waveforms which
resemble low duty cycle pulse trains, such as those occurring in
switching power supplies and SCR circuits, have high crest fac-
tors. For example, a rectangular pulse train with a I % dutv
cycle has a crest factor of 1 (CF = 1 Jt\ ).
Figure 12 is a curve ol reading error for the AD536A for a 1 volt
rms input signal with crest factors from 1 to 1 1. A rectangular
pulse train (pulse width 1 00 ]ts) was used for this test since it is
the worst-case waveform for rms measurement (all the energy is
contained in the peaks). The duty cycle and peak amplitude
were varied to produce CTCst factors from 1 to 1 1 while main-

















Figure 12. Error vs. Crest Factor
to% V
V ,v TmCf-10\ r™*C'-3
ruts* width - m%
Figure 13. AD536A Error vs. Pulse Width Rectangular
Pulse
wuun tmoic *»•,'


































Pretrimmed to ±0.25% max *-Quadrant Error (AD534L)
AH Inputs (X. V and Z) Differential. High Impedance for
[IX, - X2 ) fY, - Y2)/10 V] + Z, Transfer Function
Scale-Factor Adjustable to Provide up to XI 00 Gain
Low Noise Design: 90 p.V rms. 10 Hz-10 kHz
Low Cost, Monolithic Construction
Excellent Long Term Stability
APPLICATIONS
High Quality Analog Signal Processing
Differential Ratio and Percentage Computations
Algebraic and Trigonometric Function Synthesis
Wideband. High-Crest rms-to-dc Conversion
Accurate Voltage Controlled Oscillators and Filters






















The AD534 is a monolithic laser trimmed four-quadrant multi-
plier divider having accuracy specifications previously found
only in expensive hybrid or modular products. A maximum
multiplication error of ±0.25% is guaranteed lor the AD534L
without any external mmming. Excellent supply rejection, low
temperature coefficients and long term stability of the on-chip
thin film resistors 3nd buried Zener reference preserve accuracy
even under adverse conditions of use. It is the 6rst multiplier to
offer fully differential, high impedance operation on all inputs,
including the Z-inpur, a feature which greatly increases its flex-
ibility and case of use. The scale factor is pretrimmed to the
standard value of 10,00 V; bv means of an external resistor, this
can be reduced to values as low as 3 V.
The wide spectrum of applications and the availability of several
grades commend this multiplier as the first choice for all new
designs. The AD534J (±1% max error), AD534K (±0.5% max)
and AD534L (±0.25% max) are specified for operation over the
0°C to +70°C temperature range The AD534S (±1% max) and
AD534T (±0 5% max) arc specified over the extended tempera-
ture range, -55°C to +125°C All grades are available in her-
metically sealed TO-100 metal cans and TO-1 16 ceramic DIP
packages. AD534J, K, S and T chips are also available.
PROVIDES GAIN WITH LOW NOISE
The AD534 is the first general purpose multiplier capable of
providing gains up to X100, frequently eliminating the need for
separate instrumentation amplifiers to precondition the inputs.
The AD534 can be very effectively employed as a variable gain
differential input amplifier with high common-mode rejection.
The gain opnon is available in all modes, and will be found to
simplify the implementation of many function-fitting algorithms
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility i9 assumed by Analog Devices for its
use. nor for any infringements of patents or other rights of third parties
which may result from its use. No license 16 granted by implication or
otherwise under any patent or patent rights of Analog Devices.
LCC (E-20A)
Package
» 5 i f ¥
3 2 1 20 19
NC e NO CONNECT
such as those used to generate sine and tangent The utility of
this feature is enhanced by the inherent low noise of the AD534:
90 (IV, rms (depending on the gain), a factor of 10 lower than
previous monolithic multipliers Drift and feedthrough are also
substantially reduced over earlier designs.
UNPRECEDENTED FLEXIBILITY
The precise calibration and differential Z-input provide a degree
of flexibility found in no other currently available multiplier.
Standard MDSSR functions (multiplication, division, squaring,
square-rooting) are easily implemented while the restriction to
particular input/output polarities imposed by earlier designs has
been eliminated. Signals may be summed into the output, with
or without gain and with either a positive or negative sense.
Many new modes based on implicit-function synthesis have
been made possible, usually requiring only external passive com-
ponents. The output can be in the form of a current, if desired,
facilitating such operations as integration.
One Technology Way. P.O. Box 9106, Norwood. MA 02062-9106, U.S.A.
Tel: 617/329-4700 Fax: 617/326-8703
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AD534-SPECIFICATIQNS<@ ..= + 25°C, ±VS = 15V. R^2kn)
Model ADSJ4J AD534K ADS34L
Min Typ Max Min Typ Mnx Min Typ Max Units
MULTIPLIER PERFORMANCE !,x.~x,:(Y,~y-:







+ 7Z ' *—+Z-
10 V
T.iral Error1 (-iOVSX, V S410V} = 1.0 ±0.S . =0.25 %
TA = min to max ±i.5 ±1.0 ±0.5 %
Tctel Error vs. Temperature ±0.022 ±0.015 ±0.00S %/'C
Scale Factor Errcr
(SF = 10.000 V Nominal) 1 ±0.25 ±0.1 ±0.1 %
Tcmpcraturc-CoefTicienr of
Scaling Voltage ±0.02 ±0.0; ±0.005 vc
Supplv Rejection '±15 V ± i \n ±C.C1 ±0.01 ±001 %
Nonliaearity, X (X = 20 V jj-p, Y = 10V; ±0A ±0.2 ±0.3 ±C.I0 ±0.12 %
Nooiinearicy, Y y - 20 V p-p, X = ID V) ±0.2 ±01 ±0.1 ±0.005 ±0.1 %
Fcccrarough'. X IY Nulled,




±0.3 ±0.15 ±0.3 ±0.05 =0.12 %
Y = 20 V p-p 50 Hz; ±0.01 ±0.0
1
±0.1 ±0.005 =0.1 %
Output OITset Volume ±5 ±30 ±2 = 15 ±2 =10 mV
Output Oliset Voltage Drift 200 100 100 liV-'C
DYNAMICS
Small Signal BW fVoirr = 0- 1 n»; 1 1 MHz
1 'A Amplitude Error 'Cloak = 100C pF; 50 50 50 kHz
Slew Rate Cv'oi.t 20 p-p; 20 20 20 V,us
Settling Time Ceo 1 56, AVct = 20 V) 2 2 2 us
NOISE
Noise Spectral-Density SP - :0 V 0.8 0.8 0.8 nv-.T¥
SF = 3V* 0.4 0.4 0.4 liV-'-iHa
Wideband Noise 1 = 10 Hz to 5 MHz 1 1 1 mV.'nns
!
"
; )Hzu- 10 itHz 90 90 90 uV'rms
OUTPUT
Output Voltage Swing = 11 ±11 = 11 V
Output Impedance (f S 1 kHz) 0.1 0.1 0.1 a
Output Short Circuit Current
(RL = 0, T, = rruc. to max) 30 30 30 mA
Amplifier Open Loop Gain '! = 50 Hz) 70 70 70 dli
INPUT AMPLIFIERS CX, Y and 7T/
Signal Voltage Range (Di:T or CM ±10 ±10 ±10 V
Operating Dill.) ±12 ±'2 ±12 V
Onset Voltage X, Y ±5 ±20 ±2 ±10 ±2 =10 mV
Offset Voltage Drift X. Y 100 50 50 UV,»C
Offset Vollage 7. ±5 =30 ±2 = 1$ ±2 ±10 mV
Offset Voltage Drift Z 200 100 100 uV-'C
CMRK «0 •£ 70 90 70 90 dB
Bias Current OS 2.0 Cl.fi 2.0 0.8 2.0 M-A
Offset Current 0.1 0.1 0.05 0.2 M-A
Differential Resistance 10 10 10 Mii
DIVIDER PERFORMANCE
., C/f. -Z,~\ CZ-. - 7.,
',
(Z-, -Z.j
Trflosfer Function (X, > Xj) 10 f • '-\ *Y.
'<X,-Xt) '
10 V k '!' *Y.(X
t
-X\)
Ml' 1 1 1' +Y,
Total Error' CX = 10 V, -10 V sZS+10 V) ±0.75 ±0.35 ±0.2 %
(X= IV, -] VSZS+! V) ±10 ±1.0 ±0.8 %
(O.ivsxsiov, icvszsisv;- ±2.5 ±1 ±0.8 %
SQUARE PERFORMANCE









Total Error ;-10 V 1 X £ 10 V) ±c.o ±0 3 ±0.2 %
SQL ARE-ROOTER PERFORMANCE
Transfer Function <Z| 5 Z^ Jiov<.z.-z,)*x2 j'l0l'(Zj-Z,I*X •Jiot';/. -z,-+-Y2
Total Error 1 ;'. VsZS 10 V) ±10 ±0.5 ±0.25 %
POVER SUPPLY SPECIFICATIONS
Supply Voltage
Rated Performance ±;5 ±15 ±15 V
Operating ±s ±1S ±8 = 18 ±8 =18 V
Supply Current
Quiescent 4 6 4 « 4 6 mA
PACKAGE OPTION'S
TO-100 (H-10A) AD534JH AD534KH AD534LH
TO-I16CD-I1) AD534JD AD534KD AD534LD
Chips AD534J Chips AD534K Chips
NOTES
'Figures given arc percent of full scale. ±10V fue., 0.01% = 1 aV).
IMay be reduced dov.-o to J V uixig cxicmal resuiot beweea -V 5 an.! SF.
1Irteduabk component due lo acnlicfirirv excludes eiTcci or offsets-
*Uaiag excerojil tvxhzqt adjusxed to give SF = H V.
'See Fraction*. Block DiAgxum for deficiiion of *
Specificadona mbject to chaage without notice.
Specificiuoot shonns in boldr*cc ire tested on ill production units ac Lu.ai elecvical
lct. Resuln from those tests ire used to calculate outgoing Cjualicy levels. Alt mis and
max speciticaoon* are guaranteed, although on:-, thou: shown in boldtace are tested





Min Typ Max Min Typ Max Unit*
MULTIPLIER PERFORMANCE ;.v,





Total Error' (-10 V £ X, Y S +10 V) ±1.0 =0.5 "/
I a = mm to max =2.0 = 1 %
Total Etcorvi. Temperature =0.02 ±0.01 °krc
Scale Factor Error
(SF = 10.000 V Nominal: 1 ±0.25 ±0 1 %
Tcrnpcnr.ure-CoefTicient of
Scaling Voltage ±0.02 =0.005 %/°c
Supply Rejection f± 1 5 V ± 1 V) ±0.01 ±0.0! °,i
Nonlmearily, X (X = 20 V p-p, V » 10 V) ±0.4 ±0.2 =0.3 %
Noalheariiy, Y (Y =20 V p-p, X » 10 V" ±0.2 ±C. i =0.1 y~
Fcedlhrcugh', X .T Nulled,
X = 20 V p-p 50 HzJ ±0.3 ±0.15 = 0.3 %
FeedrnroujjV, Y :X Nulled,
Y = 20V p-p 50 Hz) ±0.01 ±0.01 =0.1 i'
Output Ofiae: Voltage ±1 ±30 ±2 =15 rr.V
Ou3>ul Ofbe. Voltage Drift 500 300 uV-'C
DYNAMICS
Small Signal BW (V'olt = 1 rc»; 1 MHz
1% Amplitude Error (CLO,o = 1200 pF) 5C 50 kHz
Slew Kate f\'otT 20 p-p; 20 20 VMS
Settling Time Cto 1 54, jvok,- = 20 V" 2 2 Ms
NOISE
Noise Spectru]-Dens-lt>- SF = 10 V 0.8 0.8 uV/vTTz
SF -3V 0.4 4 uVAH/
W.dcbanc Noise :' = 10 Hz to 5 MHz 1.0 1.3 mV/rras
f- 10Hz m lakilz DO 90 uV/rms
OUTPUT
Output Volume Swing ±11 ±11 V
Output Impedance '( 4 J kllz) C.l 0.1 Q
Output Short Circuit Current
(Ri = 0, 'I'a - min to max; 30 30 mA
Amplifier Open Loop Gain ;:" = SO Hz) 70 70 IB
INPUT A.MPUF1ERS JX. Y and ZJ'
Sipit.1 Voltage Range CDilt cr CM ±10 ±10 V
Opcranng Diff.) ±12 ±12 V
OfSet Voltage X. Y ±5 =20 ±2 =10 mV
Oflct Volagc Drift X, Y ISO 150 (lV.~C
Offset Voltage 7. ±5 =30 ±2 =15 mV
OfSct Voltage Drift Z 500 300 (iV/°C
CMRR 40 SC 70 SO dll
II ,i Current 0.3 2.0 0.8 2.0 UA
OfSet Currcr 1 0.1 0.1 ItA
Differential Resjsuioce 10 10 Mil
DIVIDER PERFORMANCE ,-, ,
.
,, (Z, -7.,'
Traoiicr Function fX, > X.^ \2V ^i~*l> *Y, \0V y-1 >• *Y,
Toad Error 1 ;X = 13 V, -10 V sZS-MOV) ±0.75 ±0.35 %
(X - 1 V.-l VSZSHV) ±2.0 ±1.0 %
CO 1 VsXSIOV, -10V4 7.S 10 V) ±2 5 ±10 %
SQUARE PERFORMANCE
'X.-X,* 1 .. rx.-x.y „
Transfer Function
10 V 1J V
Total Error C—10 V S X £ IC V) ±0 6 JkOJ %
SQUARE-ROOTER PERFORMANCE
Transfer Funcnon CZ, iZj) \'.0ViZ, -7.,,+X, JlOViZ. -Z,) + A-j
Total Error' :i V i Z S 1C V) ±1 ±0.5 %
POWER SUPPLY SPECIFICATIONS
Supply Voltage
Rated Performance ±15 ±15 V
Opera,beg ±S =22 ±8 =22 V
Supply Current
Quiescent 4 6 4 6 mA
PACKAGE OPTIONS
TO- 100 (H-10A) AD531SH AD534TH
TO- 1 16 (D-u; AD531SD AD534TD
E-20A AD534SE AD534TE
Chips AD534S Chips AD534T Chips
NOTES
1
Figures given art percent of full scale, ±10 V (i.e.. 0.01% = 1 mVJ.
'May be reduced down to 3 V using octemd rtusmr between -V, And SF.
JIiredudbie component due to nonliocirity; excludet eSect of offsets
*Usicg external resistor adjusted » give SF = 3 V.
*See Fuaciiorul niock Diagram for definition of sections.
Specification! subject to change without DOtice.
REV. A
Speofrtj lions shown in boldJEsc* arc teabed on til producnon unia at final electrical
test Resullx from those tests are used to calculate outgoing quality levek. All min and
mix speaficJtwm are jruarantecd, although only those shown m boldlace arc tested




CHIP DIMENSIONS AND BONDING DIAGRAM
Dimension* shown in inches ace (n*.m).




Thermal Resistance 6j< : = 25°C/W' for H- 10A
6jA = 150'OWforH-lOA
6,c = 25°C/W for D- 1 4 or E-20A
e,A = 95°CW for D-H or B-2QA
ABSOLUTE MAXIMUM RATINGS
ADS34J, K, L AD534S. T
Supply Volragc ±18 V ±22V
Internal I'ower Dissipation 500 mW •
Output Short-Circuit to Ground Indefinite *
Input Voltages, X, X : Y, Y2 Z- 2; ±v£ *
Rated Operating Temperature Range CC to i 70°C -55-C to
+125°C
Storage Temperature Ran^c -65°Cto +150°C *
I>ead Temperature Range, 60s Soldering +300°C *




Model Range Description Option
AD534JD 0°C to +70°C Side Brazed DIP D-14
AD534KD 0°C to +70°C Side Brazed DIP D-14
AD534LD 0"C to +70°C Side Brazed DIP D-14
AD534JH 0°C to +70°C Header H-10A
AD534KH 0°C to +70">C Header H-10A
AD534LH 0°C to +70°C Header H-10A
AD534J Chip 0»C to +70»C Chip
ADS 34K Chip O'C to +70'C Chip
AD534SD -55°Cto+125°C Side Brazed DIP D-14
AD534SD/883B 55°Cto+125°C Side Brazed DIP D-14
AD534TD -55 Cto+125°C Side Brazed DIP D-14
AD534TD/883B 55»Cto+125 C Side Brazed DIP D-14
JM38510/13902BCA -55 C to + 1 25'C Side Brazed DIP D-14
JM38510/13901BCA -55°Cto + 125°C Side Brazed DIP D-14
AD534SF. -55°Cto+125 cC LCC E-20A
AD534SE/883B -55«C to + 1 25 CC LCC E-20A
AD534TE -55°C to+125 eC LCC E-20A
AD534TE/883B -5S»Cto+125'C LCC E-20A
AD534SH -55^10+125^ Header H-10A
AD534SH/883B 55°Cto + l25°C Header H-10A
AD534TH -55»Cto + l25«C Header H-10A
AD5341H/883B -55 C to + I25°C Header H-10A
JM38510/13902BLA -55°Cto+125 eC Header H-10A
JM38510/13901BIA 55^10+125^ Header H-10A
AD534S Chip -55'Cto+125'C Chip
AD534T Chip -55 ,Cto+125 <,C Chip
CAUTION
USD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and lest equipment and can discharge without detection.
Although the AD534 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD





Figure 1 is a functional block diagram of the AD534. Inputs are
convened to differential currents by three identical voltage-to-
current converters, each trimmed for zero offset. The product
of the X and Y currents is generated by a multiplier cell using
Gilbert's transhnear technique. An on-chip "Buried Zener"
provides a highly stable reference, which is laser trimmed to
provide an overall scale factor of 10 V. The difference between
XY/SF and 2 is then applied to the high gain output amplifier.
This permits various closed loop configurations and dramati-
cally reduces nonlinear] ties due to the input amplifiers, a domi-
nant source of distortion in earlier designs The effectiveness of
the new scheme can be judged from the fact th3t under typical
conditions as a multiplier the nonUneariry on the Y input, with
X at full scale (± 1 V), is ±0.005% of F.S.; even at its worst
point which occurs when X = ±6.1 V, it is typically only
±G.05% of I-'.S NonJineariry for signals applied to the X input,
on the other hand, is determined almost entirely by the multi-
plier element and is parabolic in form. This error is a major fac-
tor in dctermirung the overall accuracy of the unit and hence is





















Figure I. AD534 Functional Block Diagram
The generalized transfer funcnon for the AD534 is given by:
mA ( :xr Xi )ry..yi K
where A = open loop gain of output amplifier, typically
70 dB atdc
X, Y, Z = input voltages (full scale = ±SF, peak =
±1.25 SF)
SF = scale factor, pretrimmed to 10.00 V but adjustable
by the user down to 3 V
In most cases the open loop gain can be regarded as infinite,
and SF will be 10 V. The operation performed by the AD534,
can then be described in terms of equation:
GXi -xz) <Yi -y2 ) - io v&i-Zt)
The user may adjusr SI- for values between 10.00 V and 3 V by
connecting an external resistor in scries with a potentiometer
between SF and -Vs . The approximate value of the total resis-




Due tc device tolerances, allowance should be made to vary Rsp,
by ±25% using the potentiometer. Considerable reduction in
bias currents, noise and drift can be achieved by decreasing SF.
This has the overall effect of increasing signal gain without the
customary increase in noise. Note that tie peak input signal is
always limited to 1 .25 SF (i.e., ±5 V for SF = 4 V; so the overall
transfer function wiU show a maximum gam of i .25. The per-
formance with small input signals, however, is improved by us-
ing a lower SF since the dynamic range of the inputs is now fully
utilized. Bandwidth is unaffected by the use of this option.
Supply voltages of±15 V arc generally assumed. However, satis-
factory operation is possible down to±8 V (see curve 1). Since
all inputs maintain a constant peak input capability of± 1 .25 SF
some feedback attenuation will be necessary to achieve output
voltage swings in excess of ±12 V when using higher supply volt-
ages.
OPERATION AS A MULTIPLIER
Figure 2 shows the basic connection for multiplication. Note






















Figure 2. Basic Multiplier Connection
In some cases the user may wish to reduce ac feedthrough to a
minimum (as in a suppressed carrier modulator) by applying an
external mm voltage (±30 mV range required) to the X or Y in-
put (sec Optional Trimming Configuration, page 3). Curve 4
shows the typical ac feedthrough with this adjustment mode.
Note that the Y mput is a factor of 10 lower than the X input
and should be used in applications where null suppression is
critical.
The high impedance 7^ terminal of the AD534 may be used to
sum an additional signal into the output. In this mode the out-
put amplifier behaves as a voltage follower with a I MHz small
signal bandwidth and a 20 V/jis slew rate This terminal should
always be referenced to the ground point of the dnven system,
particularly if this is remote. Likewise the differential inputs
should be referenced to their respective ground potentials to re-




A much lower scaling voltage can be achieved without any re-
duction ofinput signal range using a feedback attenuator as
shown in Figure 3. In this example, the scale is such that Voln
= XY, so that the circuit can exhibit a maximum gain of 1 0.
This connection results in a reduction of bandwidth to about
80 kHz without the peaking capacitor Cf - 200 pF. In addition,
the output offset voltage is increased by a factor of 1 making
external adjustments necessary in some applications. Adjust-
ment is made by connecting a 4.7 Mil resistor between Zi and
the slider of a pot connected across the supplies to provide
























1 Cf = aiOpF
Figure 3. Connections for Scale-Factor of Unity
Feedback attenuation also retains the capability for adding a
signal to the output. Signals may be applied to the high imped-
ance Z^ terminal where they are amplified by + 10 or to the com-
mon ground connection where they are amplified by +1. Input
signals may also be applied to the lower end of the 10 kii resis-
tor, giving a gain of -9. Other values of feedback ratio, up to
XI 00, can be used to combine multiplication with gain.
Occasionally it may be desirable to convert the output to a cur-
rent, into a load of unspecified impedance or dc level. For ex-
ample, the function of multiplication is sometimes followed by
integration; if the output is in the form of a current, a simple ca-
pacitor will provide the integration function. Figure -1 shows
how this can be achieved. This method can also be applied in
squaring, dividing and square rooting modes by appropriate
choice of terminals T"his technique is used in the voltage-
controlled low-pass filter and the differential-input voltage-to-
frequency converter shown in the Applications Section.
CURRENT-SENSING
RESISTOR. Rs. 2kn UN








Figure 4 Conversion of Output to Current
OPERATION AS A SQUARER
Operation as a squarer is achieved in the same fashion as the
multiplier except that the X and Y inputs arc used in parallel.
The differential inputs can be used to determine the output po-
larity (positive for X, = Y>. and X2 = Y 2 , ncganve if either one of
the inputs is reversed). Accuracy in the squaring mode is typi-
cally a factor of 2 better than in the multiplying mode, the larg-
est errors occurring with small values of output for input below
I V.
If the application depends on accurate operation for inputs that
are always less than ±3 V. the use of a reduced value of SF is
recommended as described in the FUNCTIONAL DESCRIP-
TION section (previous page). Alternatively, a feedback attenu-
ator may be used to raise the output level. This is put to use in
the difference-of-squares application 10 compensate for the fac-
tor of 2 loss involved in generating the sum term (sec Figure 7).
'I"he dilTerence-of-squares function is also used as the basis for a
novel rms-to-dc convener shown in Figure 14. Tne averaging
filter is a true integrator, and the loop seeks to zero its input.
For this to occur, (V^)- - (Volt) 2 = (for signals whose period
is well below the averaging time-constant) Hence V lt is forced
to equal the rms value ofV^ The absolute accuracy of this
technique is very high, at medium frequencies, and for signals
near full scale, it is determined almost entirely by the ratio of the
resistors in the inverting amplifier. The multiplier scaling volt-
age affects only open loop gain. The data shown is typical of
performance that can be achieved with an AD5.34K, but even
using an AD534J, this technique can readily provide better man
1% accuracy over a wide frequency range, even for cresr-facrors




OPERATION AS A DIVIDER
The AD535. a pin lor pin functional equivalent to the AD534,
has guaranteed performance in the divider and square- rooter
configurations and is recommended for such applications.
Figure 5 shows the connection required (or division. Unlike ear-
lier products, the AD534 provides differential operation on both
numerator and denominator, allowing the ratio of two Coating
variables to be generated. Further flexibility results from access
to a high impedance summing input to Yj, As with all dividers
based or. the use of a multiplier in a feedback loop, the band-













— »1SV OUTPUT, ±12V PK










Figure 5 Basic Divider Connection
Without additional trimming, the accuracy of the AD534K
and L is sufficient to maintain a l% error over a 10 V to I V
denominator range Tnis range may be extended to 100:1 by
simply reducing the X offset with an externally generated trim
voltage (range required is ±3.5 mV max) applied to the unused
X input (see Opuonal Trimming Configuration). To trim, applv
a ramp of -MOO mV to +V at 100 Hz to both X, and Z. (ifX 2 is
used for offset adjustment, otherwise reverse the signal polarity)
and adjust the trim voltage to mirumize the variation in the
output.*
Since the output will be near +10 V, it should be ac-coupled for
rhis adjustment. The increase in noise level and reduction in
bandwidth preclude operation much beyond a ratio of 100 to 1.
As with the multiplier connection, overall gain can be intro-
duced by inserting a simple attenuator between the output and
Y2 terminal. This option, and the differential-ratio capability of
the AD534 are utilized in the percentage-computer application
shown in Figure I 1. This configuration generates an output pro-
portional to the percentage deviation of one variable (A) with re-
spect to a reference variable (B), with a scale of one volt per
percent
OPERATION AS A SQUARE ROOTER
The operation of the AD534 in the square root mode is shown
in Figure 6. The diode prevents a latching condition which
could occur if the input momentarily changes polarity. As
shown, the output is always positive; it may be changed to a
negative output by reversing the diode direction and interchang-
ing the X inputs. Since [he signal input is differential, all combi-
nations of input and output polarities can be realized, but





















Figure 6 Square-Rooter Connection
In contrast to earlier devices, which were intolerant of capacitivc
loads in the square root modes, the AD534 is stable with all
loads up to at least 1000 pF For critical applications, a small
adjustment to the Z input offset (see Optional Trimming Con-
figuration) will improve accuracy for inputs below 1 V,




The versatility of the AD534 allows the creative designer to
implement a variety of circuits such as wattmeters, frequency













THE SF PIN OR A Z-ATTENUATOR CAN BE USED TO PROVIDE OVERALL SIGNAL
AMPLIFICATION, OPERATION FROM A SINGLE SUPPLY POSSIBLE; BIAS Yj TO Vgl






















NOTES: 1) OAIN IS X 10 PER-VOLT OF E ZERO TO X 3D
3) NOISE REFERED TO SIGNAL IWUT, WITH E^. 15V. KBJllVF
4) BANDWrm IS DC TO 20kHz. -306. INDEPENDENT OF GAIN















OTHER SCALES, FROM 10% PER VOLT TO a It PER VOLT CAN BE OBTAINED
BY ALTERING THE FEEDBACK RATIO.
Figure 11. Percentage Computer
OUTPUT = (10V) rino
WHERE 6=- • -2-
2 10V
U3WG CLOSE TOLERANCE RESISTORS AND AD534L, ACCURACY
OF FTriS WTTHN 10.5% AT ALL POWTS. IS H RADIANS.
Figure 9. Sine-Function Generator
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WITH Ec = 1.0V. ADJUST POT TO SET I = 1.000kHz. WITH Ec = 8.0V ADJUST
DUE TO DELAY? IN TH& COMPARATOR. IH3 TECHNIQUE » NOT G1ATA8LE
FOR MAXIMUM FREQUENCIES ABOVE 10U*. FOR FREQUENCIES ABOVE
10fcHz THE AD037 VOtTAOE TO FREQUENCY CONVERTERts RECOMMENDED.
A TRIANGLE -WAVE OF *6V PK APPEARS ACROSS THE (LOIyF CAPACITOR; IF
USED AS AN OUTPUT. A VOLTAGE- FOLLOWER SHOULD BE INTERPOSED.




WITH NODE SWITCH IN 'RMS+ D<T POSITION. APPLY AN INPUT Of ti.OOVDC.
ADJUST ZERO UNTIL OUTPUT HEADS SAME AS INPUT. CHECK FOR INPUTS
Of tlOV; OUTPUT SHOULD BE WITHIN zOOSN (SmVV
ACCURACY IS MAINTAINED FROM S0HZ TO 100kHz, AND 13 TYPICALLY HOH
BY 0.3% AT 1MK FOR VM • 4 V RMS (SINE, SQUARE OR TRIANGULAR-WAVE).
PROVIDED THAT THE PEEK INPUT £ NOT EXCEEDED. CREST-fACTORS UP
TO AT LEAST TEN HAVE NO APPRECIABLE EFFECT ON ACCURACY
.
INPUT IMPEDANCE IS ABOUT 10*O; FOR HKSH (10M/T) IMPEDANCE REMOVE
MOOt SWITCH AND INPUT COUPLING; COMPONENTS.
FOR GUARANTEED SPECIFICATIONS THE ADSJSA AND A0«3» IS OFFERED AS
A SINGLE PACKAGE RMS-TO-DC CONVERTER.




AD534—Typical Performance Curves «»*•;«tat, with V$ =±15 V dc. unless otherwise noted)
3
OUTPIJT. Ht 2 2kfl /
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Curve 1. Input/Output Signal Range vs. Supply Voltages
10 100 m 10k 100k 1M 10M
FREQUENCY - Hi
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Curve 2. Bias Currents vs Temperature (X, Y or Z Inputs)
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